Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi SN74LS38M

Name: SN74LS38M
Brand: onsemi
SKU: SN74LS38M
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS38M

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: -

Datasheet:: SN74LS38M.pdf

Description:: IC GATE NAND

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,900

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS38M from ON Semiconductor is a quad 2-input NAND buffer with open-collector outputs, designed for wired-AND logic and level translation in TTL-compatible systems. It operates at 4.75–5.25 V, delivers 24 mA sink current per output, and features propagation delays of 18–32 ns at 25°C with 45 pF load - used in address decoding, bus arbitration, and interrupt signal conditioning.

For engineers reviewing the SN74LS38M datasheet, pinout, applications, or equivalent options, key selection criteria include open-collector drive capability, TTL input compatibility, guaranteed 0.4 V VOL at 24 mA, SOEIAJ-14 package footprint, and −40°C to +85°C extended ambient range support (per manufacturer qualification).

Technical Context

The SN74LS38M implements four independent NAND gates with Schottky-clamped bipolar transistor logic, enabling high-speed switching while suppressing saturation delay. Each output stage is an open-collector NPN transistor capable of sinking up to 24 mA, requiring external pull-up resistors for HIGH-level assertion.

Input thresholds are fixed at VIH = 2.0 V (min) and VIL = 0.8 V (max), ensuring robust noise immunity in mixed-logic interfacing. DC performance is specified across 0°C to 70°C ambient, with AC timing validated at VCC = 5.0 V, RL = 667 Ω, and CL = 45 pF.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input NAND with open-collector outputs - enables wired-AND bus structures and voltage-level translation.
VCC Range	4.75 V to 5.25 V - compatible with standard 5 V TTL power rails and tolerant of ±5% supply variation.
IOL (Max)	24 mA per output - supports direct driving of LEDs, relays, or multiple TTL inputs without buffering.
VOL @ IOL=24mA	0.35 V (max) - ensures reliable LOW-state recognition by downstream TTL devices under full load.
tPLH / tPHL	20–32 ns / 18–28 ns - defines worst-case propagation delay for edge-sensitive control paths like memory enable timing.
VIH / VIL	2.0 V (min) / 0.8 V (max) - guarantees interoperability with standard TTL and LS-family inputs without level shifters.
ICC (Output LOW)	12 mA (max) - determines total supply current draw in active-low bus configurations with all outputs asserted.

Pinout & Package

SN74LS38M is housed in a 14-pin SOEIAJ (Small Outline EIAJ) plastic package (Case 965), with gull-wing leads, 1.27 mm pitch, and body dimensions 8.55 × 3.80 × 1.75 mm (L × W × H). Pin 1 is marked by a notch or beveled corner; Pin 7 is GND and Pin 14 is VCC.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 8, 9, 11, 12	NAND Input A/B per gate	Eight total inputs across four gates - each pair forms one NAND function; TTL-compatible voltage thresholds apply.
3, 6, 10, 13	Open-collector Output Y	Four independent collector terminals - require external pull-up to define HIGH voltage; sink-only operation.
7	GND	Ground reference for all internal transistors and input thresholds - must be low-impedance connection.
14	VCC	Positive supply rail - powers all four gates; decoupling capacitor recommended within 1 cm of this pin.

Key Features

Feature	Design Value
Open-collector outputs	Enables wired-AND bus architectures and interface to higher-voltage logic families (e.g., 12 V or 24 V loads).
Low-power Schottky (LS) technology	Reduces propagation delay vs. standard TTL while limiting power dissipation to 12 mA ICC (LOW state).
Guaranteed 24 mA sink capability	Supports direct drive of indicators, optocouplers, or multiple 74LS inputs without external drivers.
TTL-compatible input thresholds	Ensures interoperability with legacy 74xx, 74LSxx, and 74Fxx logic without level-shifting circuitry.
SOEIAJ-14 surface-mount package	Provides compact footprint (8.55 × 3.80 mm) and reflow-solder compatibility for high-density PCB layouts.

Applications

Address Decoding	Bus Arbitration
Use Scenario: Selecting memory or peripheral chips on an 8-bit microprocessor bus using address lines and chip-enable signals. IC Role / Device Role / Timing Role: NAND gate implements active-LOW chip select logic with open-collector outputs enabling shared bus line assertion. Use Value: Eliminates need for discrete pull-up resistors per line when multiple SN74LS38M outputs wire-AND onto a common /CS bus.	Use Scenario: Resolving contention among multiple DMA controllers or interrupt sources sharing a single priority bus. IC Role / Device Role / Timing Role: Acts as wired-AND arbiter where any requesting device pulls the bus LOW; propagation delay ≤32 ns ensures deterministic resolution. Use Value: Delivers sub-35 ns response time with guaranteed 24 mA sink per request line - sufficient for 1 MHz bus clock domains.
LED Driver Interface	Interrupt Signal Conditioning
Use Scenario: Driving multiple status LEDs from microcontroller GPIO lines via current-sinking configuration. IC Role / Device Role / Timing Role: Open-collector output sinks LED current directly; TTL inputs accept 3.3 V or 5 V logic levels. Use Value: Supports 24 mA per LED at <0.4 V drop - enables bright indicator operation without external FETs or driver ICs.	Use Scenario: Combining multiple interrupt requests (e.g., UART, timer, ADC) into a single /INT line for an 8051 or Z80 CPU. IC Role / Device Role / Timing Role: Wired-AND gate aggregates active-LOW interrupts; VIH/VIL margins prevent false triggering from noise. Use Value: Guaranteed 2.0 V VIH minimum rejects >200 mV of coupled noise - critical for reliable interrupt de-bouncing in industrial environments.

Address Decoding

Bus Arbitration

Use Scenario: Selecting memory or peripheral chips on an 8-bit microprocessor bus using address lines and chip-enable signals.

IC Role / Device Role / Timing Role: NAND gate implements active-LOW chip select logic with open-collector outputs enabling shared bus line assertion.

Use Value: Eliminates need for discrete pull-up resistors per line when multiple SN74LS38M outputs wire-AND onto a common /CS bus.

Use Scenario: Resolving contention among multiple DMA controllers or interrupt sources sharing a single priority bus.

IC Role / Device Role / Timing Role: Acts as wired-AND arbiter where any requesting device pulls the bus LOW; propagation delay ≤32 ns ensures deterministic resolution.

Use Value: Delivers sub-35 ns response time with guaranteed 24 mA sink per request line - sufficient for 1 MHz bus clock domains.

LED Driver Interface

Interrupt Signal Conditioning

Use Scenario: Driving multiple status LEDs from microcontroller GPIO lines via current-sinking configuration.

IC Role / Device Role / Timing Role: Open-collector output sinks LED current directly; TTL inputs accept 3.3 V or 5 V logic levels.

Use Value: Supports 24 mA per LED at <0.4 V drop - enables bright indicator operation without external FETs or driver ICs.

Use Scenario: Combining multiple interrupt requests (e.g., UART, timer, ADC) into a single /INT line for an 8051 or Z80 CPU.

IC Role / Device Role / Timing Role: Wired-AND gate aggregates active-LOW interrupts; VIH/VIL margins prevent false triggering from noise.

Use Value: Guaranteed 2.0 V VIH minimum rejects >200 mV of coupled noise - critical for reliable interrupt de-bouncing in industrial environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NAND buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS03N	Same logic function and open-collector outputs, but DIP-14 package only; identical electrical specs except SOEIAJ thermal resistance not applicable.	No surface-mount option - unsuitable for automated SMT assembly or space-constrained designs.	Select SN74LS03N only for through-hole prototyping or legacy board rework where SOEIAJ footprint is unavailable.
SN74LS10DR	Triple 3-input NAND, no open-collector outputs - push-pull totem-pole outputs limit wired-AND use; same VCC/IOL specs otherwise.	Cannot perform bus-wiring or level translation; requires additional transistors for sink-only loads.	Choose SN74LS10DR only when 3-input logic is required and open-collector functionality is unnecessary.

Compared with SN74LS03N and SN74LS10DR, the SN74LS38M uniquely combines quad 2-input NAND logic, open-collector outputs, and SOEIAJ packaging - making it the sole option among these three for surface-mount wired-AND bus design with 24 mA drive per line.

Availability

SN74LS38M is available at Aetrix Electronics and suitable for industrial control panels, legacy system upgrades, and embedded instrumentation requiring stable component supply and long-term obsolescence management.

Supply support for SN74LS38M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor (now part of onsemi) is a global supplier of energy-efficient semiconductor components, specializing in analog, logic, discrete, and power management solutions for automotive, industrial, and computing markets.

The SN74LS38M belongs to the 74LS logic family - engineered for high-speed, low-power TTL-compatible digital interfacing in cost-sensitive, reliability-critical industrial and legacy computing applications.

FAQ

What is the maximum sink current per output of the SN74LS38M?

The SN74LS38M guarantees 24 mA sink current per open-collector output at VCC = 4.75 V and ambient temperature up to 70°C. This rating is validated under conditions where VOL does not exceed 0.35 V, enabling direct drive of LEDs, relays, or multiple TTL inputs without external amplification. The SN74LS38M maintains this capability across its full operating voltage and temperature range.

Does the SN74LS38M support wired-AND logic connections?

Yes - the SN74LS38M features four independent open-collector outputs, allowing multiple outputs to be tied together on a common bus with a single pull-up resistor. This wired-AND configuration is electrically valid and commonly used for interrupt aggregation, bus arbitration, and address decoding. The SN74LS38M's guaranteed 24 mA sink ensures reliable LOW assertion even when multiple gates drive the same line.

What package type is used for the SN74LS38M?

The SN74LS38M uses the SOEIAJ-14 surface-mount package (Case 965), a gull-wing leaded variant of SOIC with 1.27 mm pitch and JEDEC-standardized dimensions. Its body measures 8.55 mm × 3.80 mm × 1.75 mm, and it is qualified for reflow soldering per J-STD-020. This package differs from the DIP (N suffix) and standard SOIC (D suffix) variants of the same logic function.

Can the SN74LS38M interface directly with 3.3 V logic inputs?

No - the SN74LS38M is a TTL-family device with VIH = 2.0 V (min) and VIL = 0.8 V (max), making it compatible with 5 V CMOS and other TTL outputs, but not guaranteed for direct connection to 3.3 V logic outputs without level translation. A 3.3 V signal may fail to meet the 2.0 V VIH threshold reliably. For mixed-voltage systems, the SN74LS38M should be driven only by 5 V-compatible sources or paired with a level shifter.

What is the typical propagation delay of the SN74LS38M at 25°C?

At TA = 25°C, VCC = 5.0 V, RL = 667 Ω, and CL = 45 pF, the SN74LS38M exhibits tPHL (turn-on delay) of 18–28 ns and tPLH (turn-off delay) of 20–32 ns. These values represent worst-case min/max limits across process and voltage corners - the typical delay is approximately 23 ns for both transitions. This timing enables reliable use in 10–15 MHz synchronous control paths.

SN74LS38M Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Circuits:: -

Number of Inputs:: -

Features:: -

Voltage - Supply:: -

Current - Quiescent (Max):: -

Current - Output High, Low:: -

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

SN74LS38M FAQ

1.How can I place an order for SN74LS38M through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS38M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS38M reliable?

The price and inventory of SN74LS38M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS38M is usually 5 days.

3.What payment methods are accepted for SN74LS38M?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS38M transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS38M?

SN74LS38M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS38M order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS38M?

For technical support, including SN74LS38M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS38M requirements.

6.How does Aetrix verify that SN74LS38M is sourced from the original manufacturer or authorized distributors?

All SN74LS38M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS38M meets industry standards.

7.What is the process for return or replacement of SN74LS38M?

All SN74LS38M units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS38M, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS38M part is unused and in its original packaging.

Return procedure for SN74LS38M:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…