Texas Instruments SN74LS423NSR
- Part No.:
- SN74LS423NSR
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
SN74LS423NSR.pdf
- Description:
- IC MULTIVIBRATOR 28NS 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,311
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS423NSR from Texas Instruments is a dual monostable multivibrator IC in 16-pin SOP (NS) package, featuring independent trigger inputs, reset control, and complementary Q/Q̅ outputs per channel. It operates over 0°C to 70°C, supports TTL-compatible input thresholds, and delivers typical output propagation delay of 35 ns at VCC = 5 V. It is used in pulse shaping, timing control, and debouncing circuits in industrial logic systems.
For engineers reviewing the SN74LS423NSR datasheet, SN74LS423NSR pinout, SN74LS423NSR application, or SN74LS423NSR equivalent, key selection criteria include its dual independent monostable architecture, non-retriggerable mode operation, 16-pin SOP thermal and mounting compatibility, and guaranteed TTL-level DC specifications across commercial temperature range.
Technical Context
The SN74LS423NSR implements two identical, non-retriggerable monostable multivibrators with separate A/B trigger inputs, R reset inputs, and Q/Q̅ outputs per section. Each section uses internal resistor-capacitor timing networks (externally adjustable via REXT and CEXT) to generate precise one-shot pulses with duration tW = 0.30 × REXT(kΩ) × CEXT(µF).
It features TTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), guaranteed fan-out of 20 LS-TTL loads, and output drive capability of IOH = –0.4 mA / IOL = 8 mA at VCC = 5 V. The device requires no external clock and operates asynchronously on edge-triggered inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Supply | 4.75 V to 5.25 V - Ensures stable TTL logic levels and compatible with standard 5-V digital rails. |
| Propagation Delay | 35 ns typical - Enables reliable timing resolution in sub-50-ns digital control loops. |
| Output Drive | IOL = 8 mA / IOH = –0.4 mA - Sufficient to directly drive multiple LS-TTL inputs without buffering. |
| Timing Range | tW = 18 µs to 18 s - Achieved via external R/C; supports both short-duration pulse generation and long-delay timing functions. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - Guarantees noise-immune triggering from standard TTL and CMOS outputs. |
| Operating Temp | 0°C to +70°C - Validated for commercial-grade embedded control, instrumentation, and logic interface applications. |
Pinout & Package
SOP-16 (NS) package: 16-pin small-outline plastic package with 1.27 mm lead pitch, 10.4 mm body width, 5.4 mm body depth, and maximum height of 2.00 mm. RoHS-compliant, NIPDAU lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9 | A Input (Trigger) | Active-low edge-trigger input for each monostable section; initiates timing cycle on falling edge. |
| 2, 10 | B Input (Enable) | Active-low enable input; must be low for A-trigger to take effect; provides gating control. |
| 3, 11 | R Input (Reset) | Asynchronous active-low reset; forces Q low and terminates ongoing timing cycle immediately. |
| 4, 12 | Q Output | True output of monostable; goes high for duration tW after valid trigger sequence. |
| 5, 13 | Q̅ Output | Inverted output; complements Q state; useful for differential signaling or reset synchronization. |
| 6, 14 | CEXT | External timing capacitor connection; sets pulse width together with REXT. |
| 7, 15 | REXT | External timing resistor connection; forms RC network with CEXT to define tW. |
| 8, 16 | GND / VCC | Ground (Pin 8) and +5 V supply (Pin 16); decoupling capacitor placement critical for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two separate timing functions on single IC-reduces board space and interconnect complexity vs. discrete solutions. |
| Non-retriggerable operation | Prevents pulse extension during ongoing timing cycle-ensures deterministic output width regardless of repeated triggers. |
| Externally adjustable timing | Supports wide pulse-width range (18 µs–18 s) using standard R/C components-no fixed internal timing constraints. |
| TTL-compatible I/O | Direct interface with legacy 74LS, 74S, and microcontroller GPIO without level-shifting circuitry. |
Applications
| Industrial Control Timing | Keyboard Debouncing |
|---|---|
Use Scenario: Generating fixed-duration gate signals for PLC I/O modules controlling solenoid valves or motor starters. IC Role / Device Role / Timing Role: Dual monostable provides synchronized enable pulses with precise width control for actuator sequencing. Use Value: Eliminates contact bounce-induced spurious activation and ensures minimum off-time between operations. | Use Scenario: Cleaning mechanical switch transitions in operator panels and HMI keypads. IC Role / Device Role / Timing Role: Each section debounces one key row/column pair using ~20-ms tW set by R/C network. Use Value: Delivers clean, jitter-free digital inputs to microcontrollers without firmware polling or software delays. |
| Pulse Width Modulation Prep | Legacy System Glue Logic |
Use Scenario: Converting variable-frequency square waves into uniform-width pulses for analog integrator or ADC sampling control. IC Role / Device Role / Timing Role: Acts as pulse stretcher-output width fixed by R/C, independent of input frequency or duty cycle. Use Value: Enables consistent integration time windows for analog signal conditioning in mixed-signal test equipment. | Use Scenario: Interfacing mismatched logic families (e.g., 74ALS outputs to older 74L inputs) in retrofitted instrumentation. IC Role / Device Role / Timing Role: Provides programmable delay and signal conditioning between legacy subsystems with timing skew. Use Value: Resolves setup/hold violations and metastability risks without redesigning PCB layout or replacing core logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS123DR | Retriggerable architecture; different pinout; shorter min tW (25 ns); requires separate R/C per section. | Better suited for repetitive pulse generation (e.g., clock stretching), less ideal for fixed-interval gating. | Select SN74LS123DR only when retriggerability is required and PCB layout allows pinout change. |
| CD74HC221M | High-speed CMOS; VCC = 2–6 V; lower power; faster propagation (15 ns typ); non-retriggerable like SN74LS423NSR. | Requires level translation for direct TTL interface; preferred in battery-powered or mixed-voltage systems. | Choose CD74HC221M for new designs needing lower ICC, wider supply range, or higher speed-verify input compatibility. |
Compared with SN74LS123DR and CD74HC221M, the SN74LS423NSR offers native TTL drive strength and guaranteed commercial-temperature stability without external level shifters, making it optimal for legacy 5-V logic upgrades where pinout and timing behavior must remain unchanged.
Availability
SN74LS423NSR is available at Aetrix Electronics and suitable for industrial control timing, keyboard debouncing, pulse width modulation prep, and legacy system glue logic requiring stable component supply and long-term manufacturability.
Supply support for SN74LS423NSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog, embedded processing, and logic products for industrial, automotive, and communications markets.
The SN74LS423NSR belongs to TI's legacy 74LS logic family, designed specifically for robust, low-cost, TTL-compatible timing and control functions in commercial-grade digital systems.
FAQ
What is the timing accuracy tolerance of the SN74LS423NSR over temperature?
The SN74LS423NSR exhibits ±15% timing variation over its full operating range (0°C to +70°C) due to R/C component drift and internal process variation. This tolerance applies to the nominal tW = 0.30 × REXT × CEXT calculation. For tighter accuracy, use 1% metal-film resistors and NP0/C0G capacitors. The SN74LS423NSR datasheet specifies this variation under "Timing Characteristics" with test conditions at VCC = 5 V and TA = 25°C.
Can the SN74LS423NSR operate with a single timing network shared between both sections?
No-the SN74LS423NSR requires independent REXT and CEXT networks for each monostable section (Pins 6/7 and 14/15). Sharing components causes cross-coupling and unpredictable pulse widths. Each section has dedicated timing pins to ensure isolation. The SN74LS423NSR does not support common timing; attempting shared R/C will result in incorrect or unstable output behavior.
Is the SN74LS423NSR pin-compatible with the SN74LS423N or SN74LS423D?
Yes-the SN74LS423NSR shares identical pinout and electrical functionality with SN74LS423N (PDIP-16) and SN74LS423D (SOIC-16). All three use the same 16-pin dual-in-line footprint mapping, including identical A/B/R/Q/Q̅/REXT/CEXT/GND/VCC assignments. The SN74LS423NSR replaces them in tape-and-reel SOP packaging while maintaining full functional equivalence.
Does the SN74LS423NSR support retriggerable operation?
No-the SN74LS423NSR is strictly non-retriggerable. Once triggered, a new A-input transition during the timing interval has no effect until the current pulse completes. This behavior is inherent to its internal architecture and confirmed in the SN74LS423NSR functional description. For retriggerable operation, TI recommends SN74LS123 or SN74LS221 instead.
What is the maximum recommended value for REXT in the SN74LS423NSR?
The SN74LS423NSR datasheet specifies REXT up to 40 kΩ for reliable operation. Values above this may cause timing instability or failure to trigger due to insufficient charging current into the internal timing node. At 40 kΩ and 10 µF, tW ≈ 120 ms-well within the 18 s max. Exceeding 40 kΩ risks marginal performance; the SN74LS423NSR design assumes REXT ≤ 40 kΩ for guaranteed specification compliance.
SN74LS423NSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 28 ns
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75 V ~ 5.25 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
SN74LS423NSR FAQ
1.How can I place an order for SN74LS423NSR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS423NSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS423NSR reliable?
The price and inventory of SN74LS423NSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS423NSR is usually 5 days.
3.What payment methods are accepted for SN74LS423NSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS423NSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS423NSR?
SN74LS423NSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS423NSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS423NSR?
For technical support, including SN74LS423NSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS423NSR requirements.
6.How does Aetrix verify that SN74LS423NSR is sourced from the original manufacturer or authorized distributors?
All SN74LS423NSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS423NSR meets industry standards.
7.What is the process for return or replacement of SN74LS423NSR?
All SN74LS423NSR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS423NSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS423NSR part is unused and in its original packaging.
Return procedure for SN74LS423NSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS423NSR Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
