Texas Instruments SN74LS73ANE4
- Part No.:
- SN74LS73ANE4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74LS73ANE4.pdf
- Description:
- IC FF JK-TYPE DUAL 1BIT 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,181
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS73ANE4 from Texas Instruments is a dual J-K flip-flop with individual asynchronous clear inputs, implemented in TTL logic, operating over 0°C to 70°C, with typical propagation delay of 15 ns at VCC = 5 V and IOL = 8 mA, used for synchronous data storage and clocked state control in digital logic systems.
For engineers reviewing the SN74LS73ANE4 datasheet, SN74LS73ANE4 pinout, SN74LS73ANE4 application, or SN74LS73ANE4 equivalent, this device supports edge-triggered bistable operation with independent J/K inputs per section, TTL-compatible voltage thresholds, and PDIP-14 packaging suitable for prototyping, industrial control sequencers, and legacy system repair.
Technical Context
The SN74LS73ANE4 implements two independent negative-edge-triggered J-K flip-flops, each with active-low asynchronous clear (CLR̅), no clock enable, and direct Q and Q̅ outputs. Its internal structure uses bipolar TTL circuitry with Schottky-clamped transistors to limit saturation and reduce propagation delay.
It operates strictly from a single 5-V supply, requires no external pull-ups or biasing, and interfaces directly with other LS-TTL devices. The device does not support master-slave latching or preset functionality - only clear and clock-synchronized J/K toggling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | LS-TTL - ensures compatibility with 74LS-series inputs/outputs and defined noise margins (0.8 V low, 2.0 V high) |
| Propagation Delay (tPLH/tPHL) | 15 ns max at VCC = 5 V, CL = 15 pF - determines maximum clock frequency (~30 MHz theoretical toggle rate) |
| Supply Voltage (VCC) | 4.75 V to 5.25 V - mandates regulated 5-V rail; operation outside this range risks undefined output states |
| Output Drive (IOH/IOL) | -0.4 mA / 8 mA - supports fan-out of up to 20 LS-TTL loads per output without buffering |
| Operating Temperature | 0°C to +70°C - validated for commercial-grade environments only; not rated for extended or industrial temperature ranges |
| Input Thresholds (VIL/VIH) | 0.8 V / 2.0 V - defines valid logic-low and logic-high voltage boundaries for reliable J/K/CLK/CLR̅ recognition |
Pinout & Package
SN74LS73ANE4 is housed in a 14-pin plastic dual in-line package (PDIP-N), 0.300-inch wide body, with standard through-hole mounting and RoHS-compliant NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | CLR̅A | Active-low asynchronous clear for Flip-Flop A - forces QA = 0, Q̅A = 1 regardless of clock or J/K state |
| 2 | CLKA | Clock input for Flip-Flop A - triggers state change on falling edge only |
| 3 | JA | Data input J for Flip-Flop A - controls set behavior when CLK falls and K = 0 |
| 4 | KA | Data input K for Flip-Flop A - controls reset behavior when CLK falls and J = 0 |
| 5 | Q̅A | Inverted output of Flip-Flop A - complementary to QA; electrically buffered |
| 6 | QA | True output of Flip-Flop A - reflects stored state after CLK fall |
| 7 | GND | Ground reference - must be connected to system 0 V plane with low-impedance path |
| 8 | VCC | +5 V power supply - bypass capacitor (0.1 µF ceramic) required within 1 cm of pin |
| 9 | QB | True output of Flip-Flop B - independent of Flip-Flop A's outputs |
| 10 | Q̅B | Inverted output of Flip-Flop B - complements QB; usable as feedback or inverted logic source |
| 11 | KB | Data input K for Flip-Flop B - functions identically to KA but for second section |
| 12 | JB | Data input J for Flip-Flop B - enables set/toggle/reset per J-K truth table on CLKB fall |
| 13 | CLKB | Clock input for Flip-Flop B - falling-edge sensitive; electrically isolated from CLKA |
| 14 | CLR̅B | Active-low asynchronous clear for Flip-Flop B - independent control, no cross-section effect |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent J-K sections | Enables two separate synchronous state machines in one IC - reduces board space vs. discrete flip-flops |
| Negative-edge clock triggering | Eliminates need for external inverters to interface with rising-edge clock sources |
| Individual asynchronous clears | Allows selective reset of one flip-flop without disturbing the other - critical for multi-stage counters |
| LS-TTL compatible drive and thresholds | Guarantees interoperability with 74LS, 74S, and 74F families without level-shifting |
| PDIP-14 through-hole package | Supports hand-soldering, socket-based testing, and legacy PCB rework without SMT equipment |
Applications
| Binary Counter Stage | State Machine Register |
|---|---|
Use Scenario: Used as the second stage in a 4-bit binary counter driven by a common clock line. IC Role / Device Role / Timing Role: Stores carry bit from first-stage flip-flop and toggles on every second clock pulse via J=K=1 configuration. Use Value: Provides deterministic divide-by-2 behavior with sub-15 ns setup/hold timing margin relative to upstream stage. | Use Scenario: Implements one bit of a 3-state controller (e.g., IDLE → RUN → ERROR) using combinational feedback. IC Role / Device Role / Timing Role: Holds current state bit; updated synchronously on clock edge based on decoded next-state logic. Use Value: Enables glitch-free state transitions with predictable propagation delay across all paths. |
| Glitch-Free Toggle Circuit | Legacy System Repair |
Use Scenario: Configured as a toggle flip-flop (J=K=1) to debounce mechanical switch inputs in industrial panel controls. IC Role / Device Role / Timing Role: Filters contact bounce by sampling switch state only on clean clock edges, ignoring transient spikes. Use Value: Delivers verified 15 ns propagation delay and 0.8 V noise immunity - eliminates false triggers in noisy 24 VDC environments. | Use Scenario: Direct replacement for failed SN74LS73AN units in discontinued test equipment manufactured in the 1990s. IC Role / Device Role / Timing Role: Performs identical logic function with same pinout, timing, and drive strength - zero redesign required. Use Value: Maintains full functional equivalence including AC/DC electrical specs and thermal derating profile. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS112N | Includes preset (PRE̅) in addition to clear; otherwise identical AC/DC specs and pinout | Required where asynchronous set functionality is needed alongside clear | Select SN74LS112N only if PRE̅ is actively used; otherwise SN74LS73ANE4 offers lower cost and simpler control logic |
| SN74HC109N | CMOS family (74HC); higher noise immunity, wider VCC range (2–6 V), but slower max toggle rate (25 MHz) and non-TTL input thresholds | Suitable for mixed-voltage or battery-powered systems; incompatible with pure LS-TTL buses | Choose SN74HC109N only when migrating to CMOS logic family or requiring 3.3 V compatibility; not drop-in for existing LS designs |
Compared with SN74LS112N and SN74HC109N, the SN74LS73ANE4 delivers optimized performance for legacy TTL systems requiring strict 5-V operation, guaranteed negative-edge response, and minimal external component count - making it the preferred choice for repair, maintenance, and cost-sensitive commercial logic designs.
Availability
SN74LS73ANE4 is available at Aetrix Electronics and suitable for industrial control panels, test instrumentation, educational lab kits, and legacy system refurbishment requiring stable component supply and long-term obsolescence mitigation.
Supply support for SN74LS73ANE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and aerospace qualification coverage.
The SN74LS73ANE4 belongs to TI's legacy 74LS logic product line, designed specifically for robust, low-cost, medium-speed digital control in commercial-grade equipment where TTL compatibility and through-hole serviceability are essential.
FAQ
What logic family does SN74LS73ANE4 belong to, and why does that matter for interfacing?
SN74LS73ANE4 belongs to the LS-TTL (Low-Power Schottky Transistor-Transistor Logic) family. This matters because it defines specific voltage thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), output drive capability (8 mA sink), and noise margins that ensure reliable interoperability with other 74LS, 74S, and 74F devices. Using it with non-TTL logic (e.g., CMOS) without level translation may cause incorrect switching or excessive loading.
Does SN74LS73ANE4 support preset functionality, and how is its clear input structured?
No, SN74LS73ANE4 does not support preset (PRE̅). It provides only active-low asynchronous clear inputs - CLR̅A for Flip-Flop A and CLR̅B for Flip-Flop B - each operating independently. These inputs force Q = 0 and Q̅ = 1 immediately upon assertion, overriding clock and J/K states, with no built-in debouncing or synchronization.
What is the maximum recommended clock frequency for reliable operation of SN74LS73ANE4?
The maximum reliable clock frequency for SN74LS73ANE4 is determined by its 15 ns typical propagation delay and setup/hold time requirements. At VCC = 5 V and CL = 15 pF, the device supports toggle frequencies up to approximately 30 MHz under ideal conditions. For production designs, derating to ≤20 MHz is recommended to accommodate temperature variation, supply tolerance, and layout-induced skew.
Can SN74LS73ANE4 be used in place of SN74LS73AN, and what is the difference between them?
Yes, SN74LS73ANE4 is a direct replacement for SN74LS73AN. The "E4" suffix indicates TI's green packaging standard (lead-free NiPdAu finish), while SN74LS73AN uses older leaded finish. Both share identical electrical specifications, PDIP-14 package dimensions, pinout, and temperature rating (0°C to +70°C), and are fully interchangeable in existing designs without modification.
Is SN74LS73ANE4 suitable for use in industrial environments with extended temperature ranges?
No, SN74LS73ANE4 is rated only for 0°C to +70°C operation and is designated as a commercial-grade part. It is not qualified for industrial (-40°C to +85°C) or extended temperature applications. For such environments, consider the military-grade SN54LS73AJ (–55°C to +125°C) or modern alternatives like SN74AHC109, but note these require pinout or logic-family adaptation.
SN74LS73ANE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Master Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 45 MHz
- Max Propagation Delay @ V, Max CL:
- 20ns @ 5V, 15pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Quiescent (Iq):
- 6 mA
- Input Capacitance:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
SN74LS73ANE4 FAQ
1.How can I place an order for SN74LS73ANE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS73ANE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS73ANE4 reliable?
The price and inventory of SN74LS73ANE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS73ANE4 is usually 5 days.
3.What payment methods are accepted for SN74LS73ANE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS73ANE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS73ANE4?
SN74LS73ANE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS73ANE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS73ANE4?
For technical support, including SN74LS73ANE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS73ANE4 requirements.
6.How does Aetrix verify that SN74LS73ANE4 is sourced from the original manufacturer or authorized distributors?
All SN74LS73ANE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS73ANE4 meets industry standards.
7.What is the process for return or replacement of SN74LS73ANE4?
All SN74LS73ANE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS73ANE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS73ANE4 part is unused and in its original packaging.
Return procedure for SN74LS73ANE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS73ANE4 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

