onsemi SN74LS86M
- Part No.:
- SN74LS86M
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- -
- Datasheet:
-
SN74LS86M.pdf
- Description:
- IC GATE XOR
- Quantity:
- Payment:

- Shipping:

Inventory:10,983
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS86M from ON Semiconductor is a quad 2-input exclusive-OR (XOR) gate in SOEIAJ-14 package, operating at 4.75–5.25 V supply with propagation delays of 12–30 ns, output drive capability of −0.4 mA (high) and 8.0 mA (low), used in digital logic comparators, parity generators, and arithmetic circuits.
For engineers reviewing the SN74LS86M datasheet, pinout, applications, or equivalent options, key selection factors include guaranteed TTL-compatible input thresholds (VIH = 2.0 V, VIL = 0.8 V), low-power Schottky architecture, SOEIAJ-14 mechanical dimensions per Case 965, and AC performance validated at CL = 15 pF and TA = 25°C.
Technical Context
The SN74LS86M implements four independent XOR logic functions using low-power Schottky bipolar technology, ensuring compatibility with standard TTL voltage levels and noise margins. Each gate features symmetric input structure and rail-to-rail output swing under specified load conditions.
It operates across 0°C to 70°C ambient temperature with guaranteed DC parameters including VIH ≥ 2.0 V, VIL ≤ 0.8 V, VOL ≤ 0.4 V at IOL = 4.0 mA, and ICC ≤ 10 mA at VCC = 5.25 V - all verified over full industrial temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Supply Voltage | 4.75–5.25 V: Ensures stable operation within standard TTL power rail tolerances. |
| Propagation Delay | 12–30 ns: Specifies worst-case timing for logic state transitions at CL = 15 pF. |
| IOH / IOL | −0.4 mA / 8.0 mA: Defines fan-out capability driving standard TTL inputs without level-shifting. |
| VIH / VIL | 2.0 V / 0.8 V: Guarantees reliable HIGH/LOW recognition across temperature and process variation. |
| Operating Temperature | 0°C to 70°C: Validated performance for commercial-grade embedded and industrial control systems. |
| VOL @ IOL = 8 mA | ≤ 0.5 V: Ensures sufficient noise margin when driving multiple TTL loads simultaneously. |
Pinout & Package
SN74LS86M uses the SOEIAJ-14 surface-mount package (Case 965), with 14 leads, gull-wing lead form, and body dimensions of 8.55–8.75 mm × 3.80–4.00 mm × 1.35–1.75 mm (L × W × H).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 8, 9, 11, 12 | Input A/B for XOR gates | Dual inputs per gate; electrically identical, no priority or directionality. |
| 3, 6, 10, 13 | XOR Output Z | Active-HIGH open-collector compatible outputs; capable of sinking 8 mA. |
| 7 | GND | Logic ground reference; must be connected to system common return path. |
| 14 | VCC | Positive supply terminal; requires local 0.1 µF bypass capacitor near pin. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-Compatible Inputs | VIH = 2.0 V min and VIL = 0.8 V max ensure interoperability with legacy 74LS/74S families. |
| Low-Power Schottky Process | Reduces power dissipation vs. standard TTL while maintaining speed - ICC ≤ 10 mA typical. |
| Guaranteed Propagation Delay | tPLH/tPHL ≤ 30 ns across full temperature and voltage range supports synchronous 33 MHz designs. |
| Output Drive Strength | IOL = 8.0 mA enables direct interface to up to 10 standard TTL inputs without buffering. |
Applications
| Parity Generator/Checker | Digital Comparator |
|---|---|
Use Scenario: Detecting odd/even number of HIGH bits in data buses for error detection in UART or memory interfaces. IC Role / Device Role / Timing Role: XOR gate performing bitwise modulo-2 addition across parallel data lines. Use Value: Enables real-time parity generation with <30 ns latency and no external biasing components. | Use Scenario: Comparing two 4-bit binary words for equality in microcontroller address decoding or ALU subsystems. IC Role / Device Role / Timing Role: Four independent XOR gates feeding a wired-AND output stage to assert match signal. Use Value: Delivers deterministic 4-bit comparison result within one clock cycle at 33 MHz system clock. |
| Arithmetic Logic Unit (ALU) | Control Signal Mixer |
Use Scenario: Implementing half-adder sum function (A ⊕ B) in discrete 4-bit ALU designs for educational or legacy repair applications. IC Role / Device Role / Timing Role: Core combinatorial logic element generating sum bit without carry dependency. Use Value: Provides sub-30 ns sum generation with TTL-level compatibility for seamless integration into 74-series datapaths. | Use Scenario: Combining enable and direction signals in motor driver interface logic to generate phase-control waveforms. IC Role / Device Role / Timing Role: XOR-based signal inversion control where one input selects polarity and the other enables output. Use Value: Eliminates need for discrete inverters or AND-OR logic, reducing component count by 3× in dual-signal mixing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS86N | DIP-14 through-hole package; identical electrical specs and logic function. | Suitable for prototyping, breadboarding, or legacy PCBs requiring through-hole mounting. | Select SN74LS86N when manual assembly, socketing, or test fixture compatibility is required. |
| SN74LS86D | SOIC-14 package (Case 751A); same pinout but different lead pitch (1.27 mm vs. SOEIAJ's 1.27 mm centerline, differing body width). | Compatible with standard SOIC reflow profiles but requires footprint verification due to Case 751A vs. Case 965 dimensional differences. | Choose SN74LS86D only after confirming land pattern matches D Suffix mechanical drawings. |
Compared with SN74LS86N and SN74LS86D, the SN74LS86M offers SOEIAJ-14 packaging optimized for high-density surface-mount layouts with tighter width tolerance (3.80–4.00 mm), making it preferable for space-constrained industrial controllers where board area is critical and DIP or standard SOIC footprints are unavailable.
Availability
SN74LS86M is available at Aetrix Electronics and suitable for industrial control panels, legacy system repairs, and educational electronics kits requiring stable component supply and long-term obsolescence mitigation.
Supply support for SN74LS86M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor (formerly part of Motorola) is a global supplier of energy-efficient semiconductor solutions, specializing in analog, logic, discrete, and power management devices.
The SN74LS86M belongs to the 74LS logic family designed for TTL-compatible digital systems requiring predictable timing, robust noise immunity, and drop-in replacement capability in commercial-temperature applications.
FAQ
What logic family does the SN74LS86M belong to, and how does it differ from CMOS variants?
The SN74LS86M belongs to the 74LS (Low-Power Schottky) TTL logic family. Unlike CMOS variants such as CD4070, it uses bipolar transistors with Schottky clamping to achieve faster switching than standard TTL while consuming less power. The SN74LS86M operates strictly at 5 V, has asymmetric input thresholds (VIH = 2.0 V, VIL = 0.8 V), and cannot tolerate input voltages beyond VCC or below GND - unlike CMOS, which allows rail-to-rail input swings. Its output drive strength (8 mA sink) also differs significantly from typical CMOS output capabilities.
Is the SN74LS86M pin-compatible with other 74LS86 variants like SN74LS86N or SN74LS86D?
Yes, the SN74LS86M is functionally and electrically identical to SN74LS86N and SN74LS86D, with identical pin assignments across all three packages. However, physical compatibility depends on footprint: SN74LS86M uses SOEIAJ-14 (Case 965), SN74LS86N uses DIP-14 (Case 646), and SN74LS86D uses SOIC-14 (Case 751A). While pin numbering matches, land patterns differ - especially between SOEIAJ and SOIC - so PCB layout must match the specific package variant selected.
What is the maximum capacitive load the SN74LS86M can drive while maintaining guaranteed propagation delay?
The SN74LS86M's AC characteristics specify propagation delay limits (tPLH/tPHL) under test conditions of CL = 15 pF and TA = 25°C. While not explicitly rated for higher capacitance, empirical use shows stable operation up to ~30 pF with increased delay (≈ +15 ns per additional 10 pF). For designs exceeding 15 pF, the SN74LS86M should be buffered or replaced with a higher-drive device; always verify timing margins in final layout using actual net capacitance measurements.
Does the SN74LS86M support mixed-voltage interfacing, such as connecting to 3.3 V logic systems?
No, the SN74LS86M is not designed for direct interfacing with 3.3 V logic. Its input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) and output voltage levels (VOH ≈ 2.7–3.5 V, VOL ≈ 0.25–0.5 V) fall outside safe 3.3 V CMOS or LVTTL ranges. Driving SN74LS86M inputs from 3.3 V sources risks marginal HIGH recognition; driving 3.3 V inputs from SN74LS86M outputs may violate absolute maximum ratings. Level translation circuitry is required for reliable interoperation.
Can the SN74LS86M be used in place of a 74HC86 in an existing design?
Substituting SN74LS86M for 74HC86 is not recommended without redesign. Although both are quad 2-input XOR gates, they differ fundamentally: 74HC86 is CMOS, operates from 2–6 V, draws µA-level quiescent current, and has rail-to-rail I/O. SN74LS86M is TTL, requires 5 V ±5%, draws mA-level ICC, and has asymmetric voltage thresholds. Swapping them risks timing violations, excessive power draw, or input damage if VCC or signal levels mismatch. Always validate logic levels, timing, and loading before substitution.
SN74LS86M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Circuits:
- -
- Number of Inputs:
- -
- Features:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74LS86M FAQ
1.How can I place an order for SN74LS86M through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS86M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS86M reliable?
The price and inventory of SN74LS86M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS86M is usually 5 days.
3.What payment methods are accepted for SN74LS86M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS86M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS86M?
SN74LS86M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS86M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS86M?
For technical support, including SN74LS86M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS86M requirements.
6.How does Aetrix verify that SN74LS86M is sourced from the original manufacturer or authorized distributors?
All SN74LS86M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS86M meets industry standards.
7.What is the process for return or replacement of SN74LS86M?
All SN74LS86M units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS86M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS86M part is unused and in its original packaging.
Return procedure for SN74LS86M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS86M Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

