Texas Instruments SN74LV04APWT
- Part No.:
- SN74LV04APWT
- Manufacturer:
- Texas Instruments
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74LV04APWT.pdf
- Description:
- IC INVERTER 6CH 1-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,906
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LV04APWT from Texas Instruments is a hex inverter IC operating across 2 V to 5.5 V supply, delivering 6.5 ns max propagation delay at 5 V, 25 mA output drive per channel, Ioff partial-power-down support, and overvoltage-tolerant inputs up to 5.5 V - used for level translation and bus interface conditioning in industrial I/O modules.
For engineers reviewing the SN74LV04APWT datasheet, SN74LV04APWT pinout, SN74LV04APWT application, or SN74LV04APWT equivalent, key selection criteria include VCC range compatibility (2–5.5 V), tpd ≤6.5 ns at 5 V, Ioff-enabled live insertion, input overvoltage tolerance, and TSSOP-14 package thermal performance.
Technical Context
This CMOS hex inverter implements six independent Y = A logic functions with rail-to-rail output swing and balanced rise/fall times. Its Ioff circuitry actively disables outputs during power-down, preventing back-drive current and enabling hot-plug capability in mixed-voltage systems.
The device supports mixed-mode voltage operation: inputs accept up to 5.5 V regardless of VCC (2–5.5 V), enabling down-translation from 5-V logic to 3.3-V or 2.5-V domains without external level shifters. Output ground bounce (VOLP) remains <0.8 V at 3.3 V/25°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2 V to 5.5 V - enables single-supply operation across 2.5 V, 3.3 V, and 5 V logic domains |
| Max tpd @ 5 V | 6.5 ns - ensures timing compliance in sub-10 ns digital control paths |
| IOL / IOH | ±12 mA @ 4.5–5.5 V - drives standard TTL loads and short PCB traces without buffering |
| Ioff Current | <5 µA - isolates powered-down sections in partial-power-down architectures |
| Input Voltage Range | 0 V to 5.5 V - allows 5-V inputs into 3.3-V or 2.5-V systems without clamping diodes |
| Operating Temp | –40°C to +125°C - qualified for industrial and extended-temperature embedded control |
| ESD Rating | 2000 V HBM - meets IEC 61000-4-2 Level 2 for board-level robustness |
Pinout & Package
TSSOP-14 package (5.00 mm × 4.40 mm body size, 0.65 mm pitch), thermally enhanced with exposed pad option (not applicable to PW variant); JEDEC-standard pinout compatible with industry-wide layout practices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A, 4A, 5A, 6A | Input | CMOS-compatible logic inputs accepting 0–5.5 V; internally pulled neither high nor low |
| 1Y, 2Y, 3Y, 4Y, 5Y, 6Y | Output | Inverting buffered outputs with ±12 mA drive; rail-to-rail swing under load |
| VCC (Pin 14) | Power | Primary supply connection; requires local 0.1 µF bypass capacitor |
| GND (Pin 7) | Ground | Reference return path for all inputs, outputs, and internal logic; must be low-impedance |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (2–5.5 V) | Eliminates need for separate voltage translators in multi-rail systems |
| Ioff partial-power-down | Prevents back-current flow when VCC = 0 V, enabling safe hot-swap in modular I/O racks |
| Input overvoltage tolerance (to 5.5 V) | Supports direct interfacing between legacy 5-V peripherals and modern 3.3-V controllers |
| Low dynamic noise (VOLP <0.8 V) | Reduces signal integrity risk on shared PCB planes and minimizes EMI in dense layouts |
| Latch-up immunity >250 mA | Ensures robust operation under transient overvoltage or ESD events per JESD17 |
Applications
| Power Sub-Station Controls | Ethernet Switches |
|---|---|
Use Scenario: Digital status monitoring and command isolation in medium-voltage relay cabinets with mixed 5-V sensor interfaces and 3.3-V MCU supervision. IC Role / Device Role / Timing Role: Signal inversion and voltage-level adaptation between legacy 5-V field sensors and 3.3-V microcontroller GPIOs. Use Value: Enables direct connection without external level shifters while maintaining 6.5 ns timing margin for fast trip-response logic. | Use Scenario: Glue logic for PHY reset sequencing, LED status inversion, and MDIO bus conditioning in managed Ethernet switch ASIC subsystems. IC Role / Device Role / Timing Role: Inverting control signals (e.g., active-low PHY reset) and driving indicator LEDs with precise edge control. Use Value: Low-output ringing (<0.8 V VOLP) prevents false PHY resets caused by switching noise on shared power rails. |
| Flow Meters | Servers |
Use Scenario: Pulse shaping and polarity correction of Hall-effect or turbine sensor outputs before FPGA capture in industrial flow measurement units. IC Role / Device Role / Timing Role: Clean inversion and amplitude restoration of low-duty-cycle square waves from magnetic sensors. Use Value: 2–5.5 V VCC flexibility allows direct use of same BOM across 3.3-V and 5-V meter platforms; Ioff prevents sensor bias leakage during sleep mode. | Use Scenario: BMC (Baseboard Management Controller) interface logic for fan speed control, temperature alarm inversion, and hot-swap controller enable/disable sequencing. IC Role / Device Role / Timing Role: Isolating and inverting fault signals between 12-V power shelf supervisors and 3.3-V BMC processors. Use Value: Input overvoltage tolerance accepts 5-V fault flags directly; Ioff guarantees no current injection into BMC during power-cycling events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC04APW | Lower VCC min (1.65 V), faster tpd (5.1 ns @ 3.3 V), but no Ioff or 5.5-V input tolerance | Not suitable for hot-swap or 5-V-to-3.3-V down-translation; limited to 3.3-V-only systems | Select only if system operates strictly at 1.65–3.6 V and requires sub-5.5 ns timing |
| MC74LCX04DT | Wider temp range (–55°C to +125°C), higher drive (±24 mA), but no Ioff and lower ESD rating (1500 V HBM) | Preferred for aerospace-grade extended-temp environments where hot-swap is not required | Choose when extreme temperature resilience outweighs partial-power-down needs |
Compared with SN74LVC04APW and MC74LCX04DT, SN74LV04APWT uniquely combines 5.5-V input tolerance, Ioff, and 2–5.5 V operation - making it the only choice for industrial hot-plug I/O modules requiring both voltage translation and power-state isolation.
Availability
SN74LV04APWT is available at Aetrix Electronics and suitable for industrial I/O modules, server baseboard management, Ethernet switch PHY interfaces, and flow meter signal conditioning requiring stable component supply across extended temperature and mixed-voltage environments.
Supply support for SN74LV04APWT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74LV04A product line delivers robust, wide-supply-voltage hex inverters optimized for mixed-signal interface bridging, level translation, and partial-power-down reliability in harsh industrial environments.
FAQ
What is the maximum propagation delay of SN74LV04APWT at 5 V?
The maximum propagation delay (tpd) of SN74LV04APWT is 6.5 ns at VCC = 5 V ± 0.5 V, CL = 15 pF, and TA = –40°C to +125°C - measured from input transition (50% VCC) to output transition (50% VCC). This value is production-tested and guaranteed across full temperature range per datasheet Section 7.8.
Does SN74LV04APWT support partial-power-down operation?
Yes, SN74LV04APWT includes an Ioff feature that disables all outputs when VCC = 0 V, limiting Ioff current to ≤5 µA. This prevents current backflow from live inputs into a powered-down system - critical for hot-swap I/O modules and modular PLC backplanes where SN74LV04APWT is commonly deployed.
Can SN74LV04APWT accept 5-V inputs while operating at 3.3 V VCC?
Yes, SN74LV04APWT inputs tolerate voltages up to 5.5 V regardless of VCC setting (2–5.5 V), enabling reliable 5-V-to-3.3-V down-translation without external components. This behavior is explicitly specified in Section 9.3 ("Feature Description") and validated across –40°C to +125°C per datasheet Table 7.3.
What is the recommended bypass capacitor for SN74LV04APWT?
A 0.1 µF ceramic capacitor is recommended between VCC (Pin 14) and GND (Pin 7) for SN74LV04APWT, placed as close as possible to the pins. This value is specified in Section 11 ("Power Supply Recommendations") to suppress high-frequency supply noise and maintain stable logic thresholds during switching transitions.
Is SN74LV04APWT pin-compatible with other TSSOP-14 hex inverters?
SN74LV04APWT uses standard JEDEC TSSOP-14 pinout (1A–6Y, GND, VCC) and is functionally and physically pin-compatible with SN74LVC04APW and SN74AHC04PWR. However, differences in Ioff support, input voltage tolerance, and drive strength require validation in target circuits before substitution.
SN74LV04APWT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LV
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 20 µA
- Current - Output High, Low:
- 12mA, 12mA
- Input Logic Level - Low:
- 0.5V
- Input Logic Level - High:
- 1.5V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
SN74LV04APWT FAQ
1.How can I place an order for SN74LV04APWT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LV04APWT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LV04APWT reliable?
The price and inventory of SN74LV04APWT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV04APWT is usually 5 days.
3.What payment methods are accepted for SN74LV04APWT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV04APWT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LV04APWT?
SN74LV04APWT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LV04APWT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LV04APWT?
For technical support, including SN74LV04APWT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV04APWT requirements.
6.How does Aetrix verify that SN74LV04APWT is sourced from the original manufacturer or authorized distributors?
All SN74LV04APWT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV04APWT meets industry standards.
7.What is the process for return or replacement of SN74LV04APWT?
All SN74LV04APWT units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV04APWT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LV04APWT part is unused and in its original packaging.
Return procedure for SN74LV04APWT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LV04APWT Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

