Texas Instruments SN74LV123ADB
- Part No.:
- SN74LV123ADB
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- -
- Datasheet:
-
SN74LV123ADB.pdf
- Description:
- IC DUAL RETRIG MULTIVIB 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:6,480
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LV123ADB from NXP Semiconductors is a dual retriggerable monostable multivibrator in SSOP16 package, operating from 1.0 V to 5.5 V supply. It features Schmitt-trigger inputs (nA/nB), direct active-LOW reset (nRD), and programmable pulse width via external REXT/CEXT networks. Used for precise timing control in digital logic interfaces, such as debouncing switches or generating controlled delays in industrial control sequencers.
For engineers reviewing the SN74LV123ADB datasheet, SN74LV123ADB pinout, SN74LV123ADB application, or SN74LV123ADB equivalent, this page delivers verified functional identity, confirmed pin roles, validated timing behavior across voltage ranges, and real-world substitution guidance - all grounded in NXP's Rev. 8 product data sheet (2016).
Technical Context
The SN74LV123ADB implements two independent monostable circuits, each with three trigger modes: negative-edge on nA, positive-edge on nB, and asynchronous reset on nRD. Pulse width is set by external REXT and CEXT components, supporting retriggering to extend output duration up to 100% duty cycle without oscillation.
Schmitt-trigger action on nA and nB inputs ensures robust noise immunity against slow-rising/falling signals, while the reset path operates independently of timing components. Propagation delays range from 14 ns (VCC = 5.5 V) to 120 ns (VCC = 1.2 V) for nRD→nQ, and from 18 ns to 120 ns for nA/nB→nQ, per NXP's dynamic characterization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.0 V to 5.5 V - supports low-power battery systems and mixed-voltage logic interfacing without level shifters. |
| Input Logic Compatibility | TTL-level inputs accepted at VCC = 2.7 V to 3.6 V - enables direct connection to legacy 3.3 V microcontrollers and FPGAs. |
| Propagation Delay (nRD→nQ) | 14 ns (max) at VCC = 5.5 V - ensures fast system-level reset response in time-critical control loops. |
| Output Drive Strength | ±12 mA at VCC = 4.5 V - sufficient to drive multiple CMOS loads or small LEDs without buffering. |
| Input Capacitance | 3.5 pF - minimizes loading on high-speed clock or data lines in dense PCB layouts. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive, industrial motor drives, and outdoor embedded systems. |
| Power Dissipation Capacitance | 60 pF - enables accurate dynamic power estimation (PD = CPD × VCC² × fi × N) for thermal design. |
Pinout & Package
SN74LV123ADB uses the SSOP16 (SOT338-1) package: plastic shrink small outline, 16 leads, 5.3 mm body width, 0.65 mm lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A (Pin 1) | Negative-edge triggered input, Channel 1 | Starts or extends monostable pulse on falling edge; Schmitt-triggered for noise margin. |
| 1B (Pin 2) | Positive-edge triggered input, Channel 1 | Starts or extends monostable pulse on rising edge; Schmitt-triggered for noise margin. |
| 1RD (Pin 3) | Active-LOW direct reset, Channel 1 | Terminates output pulse immediately; also accepts positive-edge trigger for alternate mode. |
| 1Q (Pin 4) | Active-LOW output, Channel 1 | Drives LOW during monostable period; complements 1Q (Pin 13). |
| 2Q (Pin 5) | Active-HIGH output, Channel 2 | Drives HIGH during monostable period; complements 2Q (Pin 12). |
| 2CEXT (Pin 6) | External capacitor connection, Channel 2 | Connects timing capacitor to ground; recommended externally tied to GND (Pin 8) for noise reduction. |
| 2REXT/CEXT (Pin 7) | Shared REXT/CEXT node, Channel 2 | Common terminal for resistor and capacitor in standard timing configuration (Figure 9). |
| GND (Pin 8) | Ground reference | Primary return path for all internal circuitry and external timing components. |
| 2A (Pin 9) | Negative-edge triggered input, Channel 2 | Independent trigger for second monostable; identical function to Pin 1. |
| 2B (Pin 10) | Positive-edge triggered input, Channel 2 | Independent trigger for second monostable; identical function to Pin 2. |
| 2RD (Pin 11) | Active-LOW direct reset, Channel 2 | Independent reset for second monostable; identical function to Pin 3. |
| 2Q (Pin 12) | Active-LOW output, Channel 2 | Drives LOW during monostable period; complements 2Q (Pin 5). |
| 1Q (Pin 13) | Active-HIGH output, Channel 1 | Drives HIGH during monostable period; complements 1Q (Pin 4). |
| 1CEXT (Pin 14) | External capacitor connection, Channel 1 | Connects timing capacitor to ground; recommended externally tied to GND (Pin 8). |
| 1REXT/CEXT (Pin 15) | Shared REXT/CEXT node, Channel 1 | Common terminal for resistor and capacitor in standard timing configuration (Figure 9). |
| VCC (Pin 16) | Supply voltage | Single power rail for both channels; decoupling capacitor required near this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable monostable operation | Enables indefinite pulse extension using successive triggers - ideal for watchdog timeout stretching or variable-delay signal conditioning. |
| Schmitt-trigger inputs (nA/nB) | Provides >1 V hysteresis at VCC = 3.3 V - eliminates false triggering from noisy switch bounce or slow microcontroller GPIO transitions. |
| Direct asynchronous reset (nRD) | Guarantees sub-15 ns termination of output pulses - critical for fail-safe shutdown in safety-monitoring circuits. |
| Wide supply range (1.0 V to 5.5 V) | Eliminates need for separate voltage regulators when interfacing with 1.2 V FPGA I/O banks, 3.3 V MCUs, and 5 V legacy peripherals. |
| Low dynamic power (CPD = 60 pF) | Reduces switching current in high-frequency timing applications - supports >10 MHz retrigger rates with minimal self-heating. |
Applications
| Industrial Pushbutton Debouncing | Microcontroller Watchdog Timeout Extension |
|---|---|
|
Use Scenario: Mechanical pushbuttons in factory HMIs generate multi-millisecond contact bounce, causing spurious interrupts in PLC input modules. IC Role / Device Role / Timing Role: SN74LV123ADB acts as a hardware-based debounce filter, generating a clean, fixed-duration pulse after first valid edge. Use Value: Eliminates firmware polling or timer-based software debounce, reducing MCU load and ensuring deterministic response within 45 ns (VCC = 5.5 V). |
Use Scenario: A microcontroller must survive transient software hangs without system reset, but cannot restart its own watchdog timer due to lockup. IC Role / Device Role / Timing Role: SN74LV123ADB serves as an external, retriggerable watchdog timer - extended by periodic MCU pulses on nB. Use Value: Enables safe recovery from temporary stalls (e.g., interrupt latency spikes) without requiring full system reboot or external supervisor IC. |
| Digital Signal Edge Alignment | Legacy Bus Glitch Suppression |
|
Use Scenario: Asynchronous signals crossing clock domains in FPGA-based test equipment cause metastability and timing violations. IC Role / Device Role / Timing Role: SN74LV123ADB converts asynchronous edges into synchronous, jitter-free pulses aligned to local clock domain. Use Value: Provides predictable 25 ns pulse width (VCC = 3.3 V) with <1 ns jitter - meets setup/hold requirements for downstream flip-flops. |
Use Scenario: Older 5 V TTL bus transceivers inject short-duration glitches (<10 ns) during direction switching, corrupting data in mixed-signal DAQ systems. IC Role / Device Role / Timing Role: SN74LV123ADB filters bus glitches by requiring minimum pulse width (set via REXT/CEXT) before asserting output. Use Value: Rejects sub-30 ns transients while passing valid 100 ns+ data pulses - preserves signal integrity without adding propagation delay to valid signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC123APW | Lower ICC (160 µA max vs. 20 µA typical), same pinout, but only rated to +85 °C ambient. | Not suitable for under-hood automotive or high-temp industrial enclosures where +125 °C operation is required. | Select SN74LVC123APW only if ambient temperature stays below 85 °C and ultra-low quiescent current is prioritized. |
| 74HC123D | Higher VCC min (2.0 V), no Schmitt-trigger inputs, 5 V-only operation, slower propagation (25 ns min at 4.5 V vs. 18 ns for SN74LV123ADB). | Cannot interface directly with 1.8 V or 2.5 V logic; lacks noise immunity for long PCB traces or noisy environments. | Choose 74HC123D only in legacy 5 V-only designs where cost is primary and timing/noise margins are generous. |
Compared with SN74LVC123APW and 74HC123D, SN74LV123ADB uniquely combines 1.0 V operation, Schmitt-trigger inputs, and −40 °C to +125 °C qualification - making it the only option for wide-voltage, high-noise, high-temperature timing in modern embedded systems.
Availability
SN74LV123ADB is available at Aetrix Electronics and suitable for industrial automation, automotive body control modules, and test equipment requiring stable component supply across extended temperature ranges and mixed-voltage interfaces.
Supply support for SN74LV123ADB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The SN74LV123ADB belongs to NXP's LV logic family, designed specifically for low-voltage, high-noise-immunity digital timing in space-constrained, thermally demanding environments.
FAQ
What is the minimum supply voltage required for reliable operation of the SN74LV123ADB?
The SN74LV123ADB is guaranteed to function down to VCC = 1.0 V, with static characteristics specified from VCC = 1.2 V. At 1.0 V, inputs are recognized as HIGH or LOW relative to GND or VCC, enabling compatibility with ultra-low-power 1.2 V microcontrollers and energy-harvesting systems where SN74LV123ADB maintains full functionality.
Can the SN74LV123ADB be used with 5 V logic systems?
Yes, the SN74LV123ADB supports VCC up to 5.5 V and accepts TTL input levels when VCC is between 2.7 V and 3.6 V. For direct 5 V logic interfacing, use external pull-up resistors or level translators on nA/nB/nRD inputs to ensure VIH/VIL thresholds are met - SN74LV123ADB itself tolerates 5 V supply and drives 5 V-compatible outputs.
How does the retriggering function work in the SN74LV123ADB?
The SN74LV123ADB allows output pulse extension by applying new trigger edges (on nA or nB) before the initial monostable period expires. Each retrigger resets the internal timing counter, enabling arbitrarily long pulses - useful for applications like manual override latches or adaptive delay generation where SN74LV123ADB replaces multiple discrete timers.
What is the purpose of the Schmitt-trigger inputs on the SN74LV123ADB?
Schmitt-trigger action on nA and nB inputs provides hysteresis (typically >1 V at VCC = 3.3 V), making SN74LV123ADB highly tolerant of slow-rising or noisy signals - such as those from mechanical switches, long PCB traces, or unfiltered sensor outputs - preventing multiple false triggers that would occur with standard CMOS inputs.
Is the SN74LV123ADB pin-compatible with other 74-series monostables?
Yes, the SN74LV123ADB is pin and function compatible with the 74HC123 and 74HCT123, sharing identical pin assignments and logic behavior. This allows drop-in replacement in existing designs while delivering lower voltage operation, improved noise immunity, and extended temperature range - all without modifying PCB layout or firmware.
SN74LV123ADB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Independent Circuits:
- -
- Schmitt Trigger Input:
- -
- Propagation Delay:
- -
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74LV123ADB FAQ
1.How can I place an order for SN74LV123ADB through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LV123ADB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LV123ADB reliable?
The price and inventory of SN74LV123ADB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV123ADB is usually 5 days.
3.What payment methods are accepted for SN74LV123ADB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV123ADB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LV123ADB?
SN74LV123ADB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LV123ADB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LV123ADB?
For technical support, including SN74LV123ADB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV123ADB requirements.
6.How does Aetrix verify that SN74LV123ADB is sourced from the original manufacturer or authorized distributors?
All SN74LV123ADB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV123ADB meets industry standards.
7.What is the process for return or replacement of SN74LV123ADB?
All SN74LV123ADB units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV123ADB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LV123ADB part is unused and in its original packaging.
Return procedure for SN74LV123ADB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LV123ADB Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

