Texas Instruments SN74LV123ARGYRG4
- Part No.:
- SN74LV123ARGYRG4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
SN74LV123ARGYRG4.pdf
- Description:
- IC MULTIVIBRATOR 13NS 16VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LV123ARGYRG4 from Texas Instruments is a dual retriggerable monostable multivibrator IC with Schmitt-trigger inputs, operating from 2 V to 5.5 V supply. It delivers programmable output pulse widths (e.g., 90–110 µs at Cext = 0.01 µF, Rext = 10 kΩ, VCC = 3.3 V), supports mixed-mode voltage interfaces, and features Ioff for partial-power-down operation. It is used in timing control circuits for interrupt generation and edge detection in embedded digital systems.
For engineers reviewing the SN74LV123ARGYRG4 datasheet, SN74LV123ARGYRG4 pinout, SN74LV123ARGYRG4 application, or SN74LV123ARGYRG4 equivalent, key selection criteria include its retriggerable pulse duration control via external R/C, 11 ns max tpd at 5 V, Schmitt-trigger noise immunity on A/B/CLR inputs, and VQFN-16 (3.5 mm × 4.0 mm) package suitability for space-constrained PCB layouts.
Technical Context
The SN74LV123ARGYRG4 integrates two independent monostable multivibrators, each triggered by rising-edge (A=H, B=L), falling-edge (A=L, B=H), or gated logic (A=L, B=H, CLR=H). Pulse width is set externally via Rext/Cext network connected to dedicated pins (e.g., 1Rext/Cext, 1Cext), with K-factor dependency on Cext value below 1000 pF.
It implements glitch-free power-up reset (Q low, Q̅ high), overrides active pulses via asynchronous CLR, and uses Ioff circuitry to isolate outputs during power-down-enabling safe back-drive prevention in mixed-voltage systems. All inputs tolerate slow transitions due to ≥0.3×VCC hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2 V to 5.5 V - enables direct interface with 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| Max Propagation Delay | 11 ns at VCC = 5 V - ensures tight timing margins in high-speed digital control loops. |
| Pulse Duration Range | 90 µs to 1.1 ms (Cext = 0.01–0.1 µF, Rext = 10 kΩ) - supports flexible timing from microcontroller interrupt debouncing to motor control gating. |
| Ioff Current | ≤5 µA at VCC = 0 V - prevents current backflow during partial power-down, critical for hot-swap and battery-backed systems. |
| Input Hysteresis | ≥0.3×VCC on A/B/CLR - rejects noise and eliminates chatter on slow-rising signals like mechanical switch inputs. |
| ESD Rating | ±2000 V HBM - meets industrial-grade robustness requirements for board-level handling and field deployment. |
| Operating Temp | –40°C to +125°C - qualified for automotive under-hood and industrial control environments. |
Pinout & Package
VQFN-16 package (3.5 mm × 4.0 mm, 0.5 mm pitch), thermally enhanced with exposed thermal pad; suitable for high-density routing and thermal management in compact designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Falling-edge trigger input (active-low when paired with B=low) | Enables edge-sensitive timing initiation from slow or noisy signals without external conditioning. |
| 1B, 2B | Rising-edge trigger input (active-high when paired with A=high) | Supports dual-edge triggering per channel-critical for bidirectional signal monitoring (e.g., encoder quadrature). |
| 1CLR, 2CLR | Asynchronous clear input | Terminates ongoing output pulse immediately-used for emergency stop, priority interrupt, or pulse width limiting. |
| 1Q, 2Q | Inverting output | Provides complementary timing waveform; drives standard CMOS loads up to ±12 mA at 5 V. |
| 1Q̅, 2Q̅ | Non-inverting output | Delivers true logic-level pulse; matches standard monostable output polarity expectations in legacy designs. |
| 1Cext, 2Cext | External capacitor negative terminal | Connects directly to timing capacitor ground side-minimizes stray capacitance impact on pulse accuracy. |
| 1Rext/Cext, 2Rext/Cext | RC junction node | Interface point for external R/C network; determines pulse width via tw = K × Rext × Cext (K = 1.0 for Cext ≥ 1000 pF). |
| VCC, GND | Power supply and reference | Dual power pins support low-inductance decoupling; thermal pad improves thermal resistance (RθJA = 39°C/W). |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Extends output pulse on successive triggers-enables variable-width pulses up to 100% duty cycle without external logic. |
| Schmitt-trigger inputs | Eliminates need for external RC filters on A/B/CLR; handles transition rates as slow as 100 ns/V with no false triggering. |
| Glitch-free power-up | Q outputs initialize low, Q̅ high-no external reset required; prevents spurious system resets during boot. |
| Mixed-mode voltage support | Accepts 1.8 V inputs while powered at 3.3 V-enables seamless interfacing between newer low-voltage peripherals and legacy controllers. |
| Ioff protection | Disables outputs when VCC = 0 V-prevents damage from back-driving during hot-plug or partial system power-down. |
Applications
| Desktop PCs or Notebook PCs | Digital Video Cameras (DVC) |
|---|---|
|
Use Scenario: Debounce front-panel button presses and generate clean interrupt pulses for CPU wake-up. IC Role / Device Role / Timing Role: Dual monostable provides independent timing channels-one for power button, one for volume control-with retriggering to extend hold time. Use Value: Eliminates software polling and reduces firmware complexity; Schmitt inputs tolerate mechanical switch bounce without external components. |
Use Scenario: Convert irregular sensor edge events (e.g., focus motor stall detection) into standardized timing windows for image processor synchronization. IC Role / Device Role / Timing Role: Monostable acts as hardware-based pulse stretcher-converts narrow, noisy stall pulses into stable 100 µs enable signals for frame capture logic. Use Value: Ensures reliable frame capture even under EMI-heavy lens actuator conditions; 11 ns propagation delay preserves real-time response. |
| Server PSU | Embedded PCs |
|
Use Scenario: Monitor over-current fault signals from DC-DC converters and generate fixed-duration shutdown pulses for gate drivers. IC Role / Device Role / Timing Role: One channel triggers on OC event, second channel provides delayed reset confirmation-ensuring safe power sequencing. Use Value: Prevents latch-up during transient faults; Ioff allows safe integration into partially powered-down PSU control boards. |
Use Scenario: Synchronize legacy parallel bus peripherals (e.g., LCD controllers) requiring precise strobe timing with variable data-ready latency. IC Role / Device Role / Timing Role: Generates programmable strobe width (adjustable via R/C) aligned to pixel clock edges-compensating for display controller setup/hold variations. Use Value: Enables drop-in compatibility across multiple display models without FPGA reconfiguration; VQFN-16 fits tight layout constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LV123APWR | TSSOP-16 package (6.4 mm × 5.0 mm); RθJA = 64°C/W vs 39°C/W for RGY; identical electrical specs. | Better suited for manual assembly or prototyping; less optimal thermal performance in high-power density layouts. | Select when board rework or hand-soldering is required; avoid in thermally constrained server or industrial enclosures. |
| SN74LVC1G123DBVR | Single-channel, SOT-23-6; no Cext/Rext pins-uses internal timing; fixed 100 ns pulse; no retriggering. | Limited to simple one-shot functions; cannot replace dual-channel or programmable-pulse applications. | Use only for cost-sensitive, single-event timing where external R/C adjustment and dual outputs are unnecessary. |
Compared with SN74LV123APWR and SN74LVC1G123DBVR, the SN74LV123ARGYRG4 uniquely combines dual independent channels, full retriggerability, external R/C programmability, and superior thermal performance in a 3.5 mm × 4.0 mm footprint-making it the only choice for compact, high-reliability timing in multi-function embedded systems.
Availability
SN74LV123ARGYRG4 is available at Aetrix Electronics and suitable for desktop PCs or notebook PCs, digital video cameras (DVC), server PSU, and embedded PCs requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SN74LV123ARGYRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of experience in logic, timing, and interface solutions.
The SN74LV123A product line delivers retriggerable monostable functionality for industrial, computing, and consumer applications-designed to replace discrete RC-timing circuits with higher precision, noise immunity, and integration density.
FAQ
What is the maximum output pulse width achievable with SN74LV123ARGYRG4?
The SN74LV123ARGYRG4 supports output pulse widths up to 1.1 ms using Cext = 0.1 µF and Rext = 10 kΩ at VCC = 3.3 V. With larger external components (e.g., Cext = 1 µF, Rext = 100 kΩ), pulse durations can exceed 100 ms-limited only by capacitor leakage and timing resistor stability. The SN74LV123ARGYRG4 remains retriggerable across this full range.
Does SN74LV123ARGYRG4 require external pull-up or pull-down resistors on its inputs?
No, the SN74LV123ARGYRG4 does not require external pull-up or pull-down resistors on A, B, or CLR inputs because all three feature integrated Schmitt-trigger circuitry with defined VIH/VIL thresholds across the 2 V–5.5 V supply range. Unused inputs must still be tied to VCC or GND per TI's SCBA004 guidance to prevent floating states and ensure deterministic operation of the SN74LV123ARGYRG4.
Can SN74LV123ARGYRG4 operate with a 1.8 V input signal while powered at 3.3 V?
Yes, the SN74LV123ARGYRG4 supports mixed-mode voltage operation: its inputs accept 1.8 V logic levels while VCC = 3.3 V, satisfying VIH(min) = 0.7×VCC = 2.31 V only when VCC ≥ 2.6 V-but TI explicitly confirms interoperability with 1.8 V drivers in the datasheet's "Mixed-Mode Voltage Operation" feature. This capability is validated for the SN74LV123ARGYRG4 and eliminates level-shifter requirements in heterogeneous voltage systems.
How does the Ioff feature protect SN74LV123ARGYRG4 during partial power-down?
The Ioff circuitry in SN74LV123ARGYRG4 disables all outputs when VCC = 0 V, limiting Ioff current to ≤5 µA. This prevents damaging back-current flow from live system buses into the unpowered IC-critical when interfacing with always-on peripherals (e.g., USB PHYs or PMICs) during sleep modes. The SN74LV123ARGYRG4 maintains this protection across –40°C to +125°C.
Is SN74LV123ARGYRG4 pin-compatible with older 'AHC123A or 'AHCT123A devices?
Yes, the SN74LV123ARGYRG4 shares identical pin assignments with 'AHC123A and 'AHCT123A devices in SOIC, SSOP, TSSOP, and VQFN packages-as confirmed in the TI datasheet's "Pin Configuration and Functions" section. This allows direct replacement in existing designs, provided VCC and timing requirements align; however, SN74LV123ARGYRG4 offers wider voltage range (2–5.5 V vs 2–5.5 V for AHC, 4.5–5.5 V for AHCT) and lower power consumption.
SN74LV123ARGYRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LV
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 13 ns
- Current - Output High, Low:
- 12mA, 12mA
- Voltage - Supply:
- 2 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-VQFN (4x3.5)
SN74LV123ARGYRG4 FAQ
1.How can I place an order for SN74LV123ARGYRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LV123ARGYRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LV123ARGYRG4 reliable?
The price and inventory of SN74LV123ARGYRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV123ARGYRG4 is usually 5 days.
3.What payment methods are accepted for SN74LV123ARGYRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV123ARGYRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LV123ARGYRG4?
SN74LV123ARGYRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LV123ARGYRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LV123ARGYRG4?
For technical support, including SN74LV123ARGYRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV123ARGYRG4 requirements.
6.How does Aetrix verify that SN74LV123ARGYRG4 is sourced from the original manufacturer or authorized distributors?
All SN74LV123ARGYRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV123ARGYRG4 meets industry standards.
7.What is the process for return or replacement of SN74LV123ARGYRG4?
All SN74LV123ARGYRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV123ARGYRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LV123ARGYRG4 part is unused and in its original packaging.
Return procedure for SN74LV123ARGYRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LV123ARGYRG4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
