Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74LV126APWRG4

Name: SN74LV126APWRG4
Brand: Texas Instruments
SKU: SN74LV126APWRG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LV126APWRG4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: SN74LV126APWRG4.pdf

Description:: IC BUF NON-INVERT 5.5V 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,511

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LV126APWRG4 from Texas Instruments is a quadruple bus buffer gate with 3-state outputs, designed for 2V–5.5V V_CC operation in mixed-voltage digital systems. It provides independent channel control via four OE inputs, delivers ≤6.5ns propagation delay at 5V, supports I_off for live insertion and partial power-down, and features 5.5V-tolerant inputs-enabling level translation from higher-voltage buses to 3.3V or 2.5V logic domains in server backplanes and network switch data paths.

For engineers reviewing the SN74LV126APWRG4 datasheet, SN74LV126APWRG4 pinout, SN74LV126APWRG4 application, or SN74LV126APWRG4 equivalent, key selection criteria include its 14-pin TSSOP (PW) package, guaranteed 3-state output isolation, ground-bounce <0.8V at 3.3V, VOH undershoot >2.3V, and compatibility with industrial temperature range (–40°C to +125°C) designs requiring robust bus buffering with low dynamic noise.

Technical Context

The SN74LV126APWRG4 implements four independent noninverting buffers, each with dedicated output-enable (OE) control and 3-state output drivers. Its CMOS architecture enables bidirectional voltage translation: inputs accept up to 5.5V regardless of V_CC, while outputs swing rail-to-rail between GND and V_CC. The device uses standard positive-logic enable (OE high = active drive), and incorporates I_off circuitry that disables all I/Os during power-off to prevent back-drive current.

It operates across full industrial temperature range (–40°C to +125°C) and meets JESD 17 latch-up immunity (>250 mA). Switching performance is characterized at three supply voltages (2.5V, 3.3V, 5V), with t_pd as low as 3.5 ns (min) and 6.5 ns (max) at 5V/15pF load, and t_dis/t_en specified down to 3.3 ns (min) under same conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2V to 5.5V - Enables interoperability across 2.5V, 3.3V, and 5V logic domains without level shifters.
Max t_pd @ 5V	6.5 ns - Ensures sub-150 MHz timing margin for high-speed bus interface applications.
I_off	±5 µA - Guarantees safe live insertion and prevents back-drive current when V_CC = 0V.
V_I Tolerance	0 V to 5.5 V - Allows 5V inputs to drive 3.3V or 2.5V systems without external clamping.
Output Drive	±16 mA @ 4.5V - Sufficient to drive 50pF loads with controlled edge rates, minimizing ringing.
Operating Temp	–40°C to +125°C - Qualified for industrial and extended-temperature embedded networking hardware.
ESD Rating	±2000 V HBM - Meets JEDEC JS-001 for robust handling in automated assembly environments.

Pinout & Package

TSSOP-14 (PW) package: 5.0 mm × 6.4 mm body, 0.65 mm lead pitch, 1.2 mm max height, RoHS-compliant NiPdAu lead finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 4OE, 3OE, 2OE	Input (I)	Independent 3-state enable controls per channel; low = high-Z output, high = pass-through A→Y.
1A–4A	Input (I)	Buffer input signals; 5.5V-tolerant, compatible with higher-voltage source logic.
1Y–4Y	Output (O)	Noninverting buffered outputs; rail-to-rail swing, ±16 mA drive capability, low ground bounce.
GND (Pin 7)	Ground (G)	Reference return path for all I/O and internal circuitry; must be low-inductance connection.
V_CC (Pin 14)	Power (P)	Primary supply for output drivers and internal logic; requires local 0.1 µF bypass capacitor.

Key Features

Feature	Design Value
Mixed-mode voltage operation	Inputs tolerate 0–5.5V independent of V_CC, enabling seamless 5V→3.3V bus translation without external components.
I_off protection	Active at V_CC = 0V; blocks current flow between powered and unpowered sections during hot-swap or partial power-down.
Low dynamic noise	Typical VOLP <0.8V and VOHV >2.3V at 3.3V - reduces signal integrity risk in dense PCB layouts.
Industrial temperature rating	Specified from –40°C to +125°C - supports deployment in telecom infrastructure, industrial controllers, and automotive ECUs.
High noise immunity	V_IL = 0.3×V_CC, V_IH = 0.7×V_CC - ensures reliable switching in electrically noisy environments like server racks.

Applications

Server Backplane Interface	Network Switch Control Bus
Use Scenario: Isolating and buffering configuration signals (e.g., SMBus, I²C, GPIO) between management controller and line cards in 1U/2U rack servers. IC Role / Device Role / Timing Role: Quad 3-state buffer providing direction-controlled, voltage-level-shifted signal routing with simultaneous channel enable/disable. Use Value: Eliminates need for discrete level translators; I_off prevents back-drive during card hot-swap; 6.5ns t_pd supports ≥100 MHz control bus timing.	Use Scenario: Driving LED status indicators and reset lines across multiple ASICs in Layer 2/L3 Ethernet switches with mixed 3.3V/5V supply domains. IC Role / Device Role / Timing Role: Low-noise, rail-to-rail buffer ensuring clean signal edges into capacitive LED loads and reset inputs. Use Value: VOLP <0.8V prevents false resets; 5.5V-tolerant inputs accept 5V panel signals directly; TSSOP-14 footprint saves board space vs SOIC.
Electronic Point-of-Sale Terminal	Set-Top Box HDMI CEC/IR Interface
Use Scenario: Buffering serial communication lines (UART, SPI) between ARM-based main processor and peripheral modules (receipt printer, barcode scanner, cash drawer). IC Role / Device Role / Timing Role: Voltage-translating bus driver enabling 3.3V SoC to interface safely with legacy 5V peripherals. Use Value: No external level-shifting ICs required; I_off protects peripherals during processor sleep modes; –40°C to +125°C rating covers retail ambient extremes.	Use Scenario: Conditioning CEC and IR receiver signals before feeding into media processor SoC in consumer STB platforms. IC Role / Device Role / Timing Role: Low-capacitance (1.6 pF) input buffer isolating noisy front-end analog stages from sensitive digital inputs. Use Value: Ci = 1.6 pF minimizes loading on IR demodulator output; 3-state outputs allow shared bus arbitration; ESD-hardened (2kV HBM) withstands user-handling events.

Server Backplane Interface

Network Switch Control Bus

Use Scenario: Isolating and buffering configuration signals (e.g., SMBus, I²C, GPIO) between management controller and line cards in 1U/2U rack servers.

IC Role / Device Role / Timing Role: Quad 3-state buffer providing direction-controlled, voltage-level-shifted signal routing with simultaneous channel enable/disable.

Use Value: Eliminates need for discrete level translators; I_off prevents back-drive during card hot-swap; 6.5ns t_pd supports ≥100 MHz control bus timing.

Use Scenario: Driving LED status indicators and reset lines across multiple ASICs in Layer 2/L3 Ethernet switches with mixed 3.3V/5V supply domains.

IC Role / Device Role / Timing Role: Low-noise, rail-to-rail buffer ensuring clean signal edges into capacitive LED loads and reset inputs.

Use Value: VOLP <0.8V prevents false resets; 5.5V-tolerant inputs accept 5V panel signals directly; TSSOP-14 footprint saves board space vs SOIC.

Electronic Point-of-Sale Terminal

Set-Top Box HDMI CEC/IR Interface

Use Scenario: Buffering serial communication lines (UART, SPI) between ARM-based main processor and peripheral modules (receipt printer, barcode scanner, cash drawer).

IC Role / Device Role / Timing Role: Voltage-translating bus driver enabling 3.3V SoC to interface safely with legacy 5V peripherals.

Use Value: No external level-shifting ICs required; I_off protects peripherals during processor sleep modes; –40°C to +125°C rating covers retail ambient extremes.

Use Scenario: Conditioning CEC and IR receiver signals before feeding into media processor SoC in consumer STB platforms.

IC Role / Device Role / Timing Role: Low-capacitance (1.6 pF) input buffer isolating noisy front-end analog stages from sensitive digital inputs.

Use Value: Ci = 1.6 pF minimizes loading on IR demodulator output; 3-state outputs allow shared bus arbitration; ESD-hardened (2kV HBM) withstands user-handling events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC126APWR	Lower V_CC min (1.65V), faster t_pd (5.2 ns @ 3.3V), but no 5.5V input tolerance - limited to 3.3V-only systems.	Not suitable for 5V-tolerant interfaces; requires strict 1.65–3.6V supply; better for ultra-low-voltage portable designs.	Select when operating exclusively at 3.3V and maximum speed is critical; avoid if interfacing with 5V sources.
74AUP1G125GW,125	Single-channel, smaller XSON-6 package (1.35×1.35 mm), lower ICC (0.9 µA), but only one buffer per unit - requires four units for quad function.	Higher BOM count and layout area needed; lacks integrated quad enable control; optimized for space-constrained IoT nodes.	Choose for miniaturized, battery-powered endpoints where quad integration is unnecessary and ultra-low static power dominates.

Compared with SN74LVC126APWR and 74AUP1G125GW,125, the SN74LV126APWRG4 uniquely balances 5.5V input tolerance, industrial temperature range, and quad-channel integration in a single TSSOP-14 package-making it optimal for mixed-voltage infrastructure equipment where reliability and interface flexibility outweigh minimal speed or size advantages.

Availability

SN74LV126APWRG4 is available at Aetrix Electronics and suitable for server backplane interfaces, network switch control buses, and electronic point-of-sale terminals requiring stable component supply across extended temperature and mixed-voltage operation.

Supply support for SN74LV126APWRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with over 50 years of innovation in logic, power management, and signal chain technologies.

The SN74LV126A belongs to TI's LV (Low-Voltage) logic family, engineered for robust 2V–5.5V operation in industrial, communications, and computing systems where voltage translation, noise immunity, and hot-swap safety are critical design requirements.

FAQ

What is the maximum supply voltage for SN74LV126APWRG4?

The absolute maximum V_CC rating for SN74LV126APWRG4 is 7 V, but the recommended operating range is 2 V to 5.5 V. Operating beyond 5.5 V voids functional guarantees and risks permanent damage. All electrical characteristics-including t_pd, VOH, and VOL-are validated only within the 2–5.5 V range per TI's SCES131J datasheet revision.

Does SN74LV126APWRG4 support hot-swap or live insertion?

Yes, SN74LV126APWRG4 supports live insertion via its I_off feature: when V_CC = 0 V, all inputs and outputs are high-impedance and leakage is limited to ±5 µA, preventing back-drive current into powered circuitry. This allows safe insertion into live backplanes or partially powered systems without disrupting adjacent logic.

Can SN74LV126APWRG4 translate 5V signals to a 3.3V system?

Yes, SN74LV126APWRG4 accepts input voltages up to 5.5 V regardless of V_CC level. When powered at 3.3 V, it safely buffers 5 V inputs and outputs logic-high levels near 3.3 V, making it ideal for translating down from legacy 5 V buses to modern 3.3 V subsystems without external resistors or level shifters.

What is the thermal resistance (RθJA) of SN74LV126APWRG4 in its TSSOP-14 package?

The junction-to-ambient thermal resistance (RθJA) for SN74LV126APWRG4 in the PW (TSSOP-14) package is 119.8 °C/W, measured under standard JEDEC test conditions (1-layer board, 1 in² copper). This value assumes proper PCB layout with thermal vias and adequate copper pour; actual board-level RθJA will vary based on layout and airflow.

How does the SN74LV126APWRG4 handle unused inputs?

All unused inputs on SN74LV126APWRG4 must be tied to either V_CC or GND to prevent floating states that cause increased ICC, noise susceptibility, or undefined output behavior. TI explicitly recommends this in Section 5.3 of the datasheet; leaving inputs unconnected violates recommended operating conditions and may compromise latch-up immunity or timing margins.

SN74LV126APWRG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LV

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 16mA, 16mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

SN74LV126APWRG4 FAQ

1.How can I place an order for SN74LV126APWRG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LV126APWRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LV126APWRG4 reliable?

The price and inventory of SN74LV126APWRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV126APWRG4 is usually 5 days.

3.What payment methods are accepted for SN74LV126APWRG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV126APWRG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LV126APWRG4?

SN74LV126APWRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LV126APWRG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LV126APWRG4?

For technical support, including SN74LV126APWRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV126APWRG4 requirements.

6.How does Aetrix verify that SN74LV126APWRG4 is sourced from the original manufacturer or authorized distributors?

All SN74LV126APWRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV126APWRG4 meets industry standards.

7.What is the process for return or replacement of SN74LV126APWRG4?

All SN74LV126APWRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV126APWRG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LV126APWRG4 part is unused and in its original packaging.

Return procedure for SN74LV126APWRG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…