Texas Instruments SN74LV1T125DCKRG4
- Part No.:
- SN74LV1T125DCKRG4
- Manufacturer:
- Texas Instruments
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
SN74LV1T125DCKRG4.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:1,556
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LV1T125DCKRG4 from Texas Instruments is a single-supply CMOS buffer gate with 3-state output, designed for bidirectional logic-level translation between 1.2 V and 5.0 V domains. It operates across 1.8 V–5.5 V VCC, delivers up to 8 mA output drive at 5 V, supports 50 MHz switching at 3.3 V, and features 5.0 V-tolerant inputs - enabling use in mixed-voltage I/O interfacing for microcontroller GPIO expansion and sensor interface circuits.
For engineers reviewing the SN74LV1T125DCKRG4 datasheet, SN74LV1T125DCKRG4 pinout, SN74LV1T125DCKRG4 application, or SN74LV1T125DCKRG4 equivalent, key selection criteria include its verified up/down translation capability (e.g., 1.8 V ↔ 3.3 V), guaranteed 3-state control timing (tPZH/tPLZ ≤ 6.5 ns at 3.3 V), industrial temperature range (–40°C to 125°C), and SC70-5 package compatibility with space-constrained portable and telecom designs.
Technical Context
The SN74LV1T125DCKRG4 implements an LVxT-family architecture with reduced input thresholds (VIH as low as 0.99 V at 1.8 V VCC) and 5.0 V-tolerant inputs, enabling deterministic up-translation (e.g., 1.8 V input → 3.3 V output at 3.3 V VCC) and down-translation (e.g., 3.3 V input → 1.8 V output at 1.8 V VCC). Its output voltage is strictly referenced to VCC, ensuring compatibility with downstream CMOS loads.
It uses balanced CMOS push-pull outputs with symmetrical sourcing/sinking capability (±8 mA at 5 V), supports 3-state control via active-low OE, and includes internal clamp diodes for ESD robustness (±2000 V HBM). The device is characterized for operation up to 50 MHz at 3.3 V VCC with 15 pF load and exhibits low static supply current (≤10 µA across all VCC).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.8 V to 5.5 V - enables direct integration into mixed-rail systems without external level-shifting circuitry |
| Input Voltage Tolerance | 5.0 V on all inputs - allows safe connection to higher-voltage buses (e.g., 5 V MCU I/O) while powered from 1.8 V or 2.5 V |
| Output Drive | 8 mA at 5 V VCC - sufficient to drive standard CMOS loads and reduce signal reflections on short PCB traces |
| Max Switching Frequency | 50 MHz at 3.3 V VCC with 15 pF load - supports high-speed digital interfaces like SPI clock lines and GPIO toggling |
| Propagation Delay | 4.0 ns (typ) at 3.3 V VCC - ensures minimal timing skew in critical control paths |
| Operating Temperature | –40°C to +125°C - qualified for automotive under-hood and industrial edge-node environments |
| ESD Rating | ±2000 V HBM - meets JEDEC JS-001 for robust handling in manufacturing and field deployment |
Pinout & Package
SN74LV1T125DCKRG4 is packaged in SC70-5 (DCK), a 2.00 mm × 2.10 mm surface-mount package with 0.65 mm pitch and exposed pad not present. Pin 1 is OE (active-low output enable), Pin 2 is input A, Pin 3 is GND, Pin 4 is output Y, and Pin 5 is VCC - matching standard logic pinouts for drop-in replacement of LVC1G125 or AUP1G125 variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OE (Pin 1) | Active-low 3-state control input | Drives output Y to high-impedance when logic low; enables bidirectional bus isolation in shared-data-path applications |
| A (Pin 2) | Buffer input | Accepts 1.2 V–5.0 V logic signals; threshold adapts to VCC (e.g., VIH = 0.99 V at 1.8 V VCC) |
| GND (Pin 3) | Ground reference | Return path for all internal logic and output current; must be low-inductance connection for signal integrity |
| Y (Pin 4) | CMOS 3-state output | Delivers VCC-referenced output (VOH ≥ VCC – 0.1 V); sinks or sources up to 8 mA depending on VCC |
| VCC (Pin 5) | Positive supply | Defines output logic levels and input thresholds; bypassed with 0.1 µF capacitor per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Single-supply level translation | Eliminates need for dual-rail translators or discrete resistor networks in 1.2 V/1.8 V/2.5 V/3.3 V/5.0 V interconnects |
| 5.0 V-tolerant inputs | Permits direct connection to legacy 5 V logic without external clamping or voltage dividers |
| Industrial temperature range | Supports reliable operation in extended ambient conditions typical of base stations, servers, and automotive ECUs |
| Low static current | ≤10 µA ICC across full VCC range - critical for battery-powered portable devices during sleep modes |
| SC70-5 footprint | 2.0 mm × 2.1 mm size enables high-density routing in compact PCBs for notebooks and wearables |
Applications
| Microcontroller GPIO Expansion | Sensor Interface Bridging |
|---|---|
Use Scenario: Interfacing a 3.3 V microcontroller with 1.8 V sensors (e.g., MEMS accelerometers) while maintaining signal integrity and timing margins. IC Role / Device Role / Timing Role: Level-translating buffer providing 3.3 V → 1.8 V down-translation on sensor data lines and 1.8 V → 3.3 V up-translation on control lines. Use Value: Enables direct communication without external passive components or additional power rails, reducing BOM count and board area. |
Use Scenario: Connecting a 5 V industrial PLC output to a 2.5 V FPGA I/O bank requiring clean, rail-to-rail logic levels. IC Role / Device Role / Timing Role: Single-channel translator converting 5 V TTL signals to 2.5 V CMOS-compatible levels with sub-7 ns propagation delay. Use Value: Guarantees VIH/VIL compliance at 2.5 V VCC (VIH min = 1.145 V, VIL max = 0.75 V), preventing metastability in FPGA configuration paths. |
| Portable Device Power Sequencing | Telecom Baseband Signal Routing |
Use Scenario: Managing enable/disable sequencing between 1.8 V RF transceivers and 3.3 V baseband processors in smartphones and IoT modules. IC Role / Device Role / Timing Role: 3-state buffer isolating power domains during boot-up and low-power states using OE-controlled high-Z mode. Use Value: Prevents back-driving and leakage currents between mismatched voltage domains, improving system-level power efficiency. |
Use Scenario: Routing clock and data signals between 3.3 V DSPs and 1.2 V SERDES PHYs in small-cell base stations. IC Role / Device Role / Timing Role: High-speed buffer supporting 50 MHz operation at 3.3 V VCC with matched rise/fall times (tPLH/tPHL ≤ 7 ns). Use Value: Maintains signal integrity across voltage boundaries without added jitter or duty-cycle distortion in timing-critical links. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar level-shifting buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LV1T126DCKRG4 | Identical pinout and electrical specs, but OE is active-high instead of active-low | Requires inverted enable logic in host firmware or upstream driver; unsuitable where OE polarity is fixed | Select when system-level control signal matches active-high assertion and no level inversion is available |
| SN74LV1T34DCKRG4 | Lacks 3-state output; output always driven (no high-Z mode) | Cannot isolate buses or share signal lines; limited to point-to-point connections only | Choose only for simple unidirectional buffering where bus contention is not a concern |
Compared with SN74LV1T125DCKRG4, SN74LV1T126DCKRG4 offers identical performance but requires OE polarity adaptation, while SN74LV1T34DCKRG4 sacrifices bus isolation capability for lower complexity - making SN74LV1T125DCKRG4 the optimal choice for shared-data-path and multi-drop applications.
Availability
SN74LV1T125DCKRG4 is available at Aetrix Electronics and suitable for telecom infrastructure, portable electronics, and server management subsystems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SN74LV1T125DCKRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of expertise in high-reliability interface ICs and power management.
SN74LV1T125DCKRG4 belongs to TI's LVxT family of single-gate logic devices engineered specifically for voltage-level translation in space-constrained, mixed-rail digital systems - targeting portable, telecom, and industrial applications where simplicity, low power, and wide VCC tolerance are essential.
FAQ
What is the maximum operating frequency of the SN74LV1T125DCKRG4?
The SN74LV1T125DCKRG4 is characterized for operation up to 50 MHz at 3.3 V VCC with a 15 pF load. At lower VCC (e.g., 1.8 V), maximum usable frequency drops to 15 MHz due to increased propagation delay (10.5 ns typ). Performance remains stable across –40°C to +125°C, with timing parameters fully specified in the datasheet's Switching Characteristics table.
Does the SN74LV1T125DCKRG4 support bidirectional level translation?
No - the SN74LV1T125DCKRG4 is a unidirectional buffer: input A drives output Y. However, it supports bidirectional *voltage domain translation* (up and down) depending on VCC and input signal levels. For example, at 1.8 V VCC, it translates 3.3 V inputs down to 1.8 V outputs; at 3.3 V VCC, it translates 1.8 V inputs up to 3.3 V outputs - all within a single direction of signal flow.
What is the function of the OE pin on the SN74LV1T125DCKRG4?
The OE (Output Enable) pin on the SN74LV1T125DCKRG4 is an active-low control that places the Y output in high-impedance (3-state) when logic low, and enables normal buffered operation when logic high. This allows multiple SN74LV1T125DCKRG4 devices to share a common bus line without contention, making it suitable for address/data multiplexing and I²C/SPI signal isolation.
Can the SN74LV1T125DCKRG4 operate with a 1.6 V supply voltage?
No - the absolute minimum recommended VCC is 1.6 V per Absolute Maximum Ratings, but the Recommended Operating Conditions specify a minimum of 1.8 V. Electrical characteristics (VIH, VIL, VOH, VOL, drive strength) are only guaranteed from 1.8 V to 5.5 V. Operation below 1.8 V may result in undefined logic behavior or failure to meet timing specifications.
Is the SN74LV1T125DCKRG4 pin-compatible with other SC70-5 logic gates?
Yes - the SN74LV1T125DCKRG4 uses the standard SC70-5 pinout (OE-A-GND-Y-VCC), matching TI's SN74LV1Txx family including SN74LV1T00, SN74LV1T04, and SN74LV1T34. This allows direct PCB footprint reuse across different logic functions (buffer, inverter, NAND) without layout changes, simplifying design iteration and inventory management.
SN74LV1T125DCKRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LV
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 1.6V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
SN74LV1T125DCKRG4 FAQ
1.How can I place an order for SN74LV1T125DCKRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LV1T125DCKRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LV1T125DCKRG4 reliable?
The price and inventory of SN74LV1T125DCKRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV1T125DCKRG4 is usually 5 days.
3.What payment methods are accepted for SN74LV1T125DCKRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV1T125DCKRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LV1T125DCKRG4?
SN74LV1T125DCKRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LV1T125DCKRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LV1T125DCKRG4?
For technical support, including SN74LV1T125DCKRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV1T125DCKRG4 requirements.
6.How does Aetrix verify that SN74LV1T125DCKRG4 is sourced from the original manufacturer or authorized distributors?
All SN74LV1T125DCKRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV1T125DCKRG4 meets industry standards.
7.What is the process for return or replacement of SN74LV1T125DCKRG4?
All SN74LV1T125DCKRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV1T125DCKRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LV1T125DCKRG4 part is unused and in its original packaging.
Return procedure for SN74LV1T125DCKRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LV1T125DCKRG4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
