Texas Instruments SN74LV1T126QDCKRQ1
- Part No.:
- SN74LV1T126QDCKRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
SN74LV1T126QDCKRQ1.pdf
- Description:
- SN74LV1T126QDCKRQ1
- Quantity:
- Payment:

- Shipping:

Inventory:2,472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LV1T126QDCKRQ1 from Texas Instruments is an automotive-grade single-buffer gate with 3-state output and integrated bidirectional voltage translation. It performs Y = A logic, supports 1.8 V to 5.5 V supply, enables up/down level shifting (e.g., 1.2 V → 1.8 V or 5.0 V → 3.3 V), and operates from –40°C to +125°C. It is used in automotive body control modules for isolating CAN/LIN interface signals during sleep mode.
For engineers reviewing the SN74LV1T126QDCKRQ1 datasheet, SN74LV1T126QDCKRQ1 pinout, SN74LV1T126QDCKRQ1 application, or SN74LV1T126QDCKRQ1 equivalent, key selection criteria include AEC-Q100 Grade 1 qualification, 5.5-V tolerant inputs, 150 Mbps switching at 5 V, 3-state enable timing (TEN/TDIS < 14 ns), and SC70-5 package compatibility with space-constrained automotive PCB layouts.
Technical Context
This device implements a positive-logic buffer (Y = A) with active-high 3-state control via OE. Its LVxT input architecture features reduced VIH/VIL thresholds for reliable up-translation and 5.5-V tolerant pins enabling down-translation without external components.
Output voltage levels are referenced strictly to VCC (1.8 V/2.5 V/3.3 V/5.0 V), and propagation delay scales inversely with supply voltage - 4.1 ns typical at 5.0 V, 12.7 ns at 1.8 V (CL = 15 pF). Thermal resistance is 293.4°C/W (Junction-to-Ambient, DCK package).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.6 V to 5.5 V - Enables direct integration into mixed-voltage automotive domains (e.g., 3.3-V MCU interfacing with 5-V sensor bus) |
| Input Voltage Tolerance | Up to 5.5 V - Allows direct connection of higher-voltage signals (e.g., 5-V legacy peripherals) without external clamping |
| Propagation Delay (TPD) | 3.4 ns (min) to 4.7 ns (max) at 5.0 V, CL = 15 pF - Supports high-speed data gating in ADAS sensor synchronization paths |
| 3-State Enable/Disable Time | TEN = 3.0–4.8 ns, TDIS = 4.0–6.2 ns (5.0 V, CL = 15 pF) - Ensures clean bus arbitration in multi-master communication systems |
| Operating Temperature | –40°C to +125°C (Grade 1) - Qualified for under-hood and powertrain applications per AEC-Q100 |
| ESD Rating | HBM ±2000 V, CDM ±1000 V - Meets automotive system-level ESD robustness requirements |
| Output Drive Strength | ±15 mA at 3.3 V - Sufficient to drive 50-pF loads across temperature without signal integrity degradation |
Pinout & Package
SN74LV1T126QDCKRQ1 is packaged in a 5-pin SC70 (DCK) case measuring 2.0 mm × 2.1 mm (body: 2.0 mm × 1.25 mm), optimized for high-density automotive PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OE (Pin 1) | Active-high output enable | Drives Y to Hi-Z when low; synchronizes bus release in multiplexed communication lines |
| A (Pin 2) | Buffer input | LVxT-optimized input accepts 1.2 V–5.5 V logic; no external level shifter needed for mixed-supply domains |
| GND (Pin 3) | Ground reference | Return path for all I/O and supply currents; must be low-inductance for noise immunity in EMC-critical zones |
| Y (Pin 4) | 3-state buffered output | CMOS-compatible output referenced to VCC; drives 1.8 V–5.0 V logic levels based on supply setting |
| VCC (Pin 5) | Power supply | Defines output voltage domain and input threshold levels; decoupling capacitor required per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for automotive use from –40°C to +125°C ambient, including thermal cycling and humidity testing |
| Bidirectional voltage translation | Supports both up-translation (1.2 V → 1.8 V) and down-translation (5.0 V → 3.3 V) without external resistors or direction control |
| 5.5-V tolerant inputs | Eliminates need for series resistors or clamps when interfacing with 5-V legacy subsystems in modern 3.3-V architectures |
| Low dynamic power consumption | CPD = 14 pF at 5.5 V - Reduces switching losses in always-on vehicle networks (e.g., LIN gateway wake-up paths) |
| SC70-5 footprint compatibility | Matches industry-standard 5-pin SC70 land pattern, enabling drop-in replacement in existing automotive designs |
Applications
| Body Control Module Signal Gating | Instrument Cluster LED Driver Interface |
|---|---|
Use Scenario: Isolating LIN bus signals between microcontroller and door module during deep-sleep mode to reduce quiescent current. IC Role / Device Role / Timing Role: 3-state buffer controlled by MCU's sleep GPIO; enables/disables signal path with sub-5 ns enable timing. Use Value: Prevents back-powering of inactive modules while maintaining fast wake-up response (<10 µs) due to low propagation delay and rail-to-rail output swing. |
Use Scenario: Driving status LEDs from a 1.8-V MCU GPIO while powered from a 5-V backlight rail. IC Role / Device Role / Timing Role: Up-translating buffer converting 1.8-V logic to 5-V compatible output level for LED anode control. Use Value: Eliminates discrete MOSFET + resistor level-shifter, reducing BOM count and PCB area in space-constrained cluster assemblies. |
| ADAS Camera Sensor Data Multiplexing | Automotive Infotainment UART Bridge |
Use Scenario: Selectively routing MIPI CSI-2 clock or sync signals between dual camera inputs and image processor. IC Role / Device Role / Timing Role: High-speed buffer with 3-state output acting as signal switch; OE synchronized to camera frame start pulse. Use Value: Maintains signal integrity at >100 Mbps with <5 ns skew between channels, avoiding jitter-induced pixel errors in raw image streams. |
Use Scenario: Level-shifting UART signals between 3.3-V infotainment head unit and 5-V telematics modem. IC Role / Device Role / Timing Role: Bidirectional translation buffer enabling full-duplex UART operation without direction pin or timing constraints. Use Value: Supports standard 115.2 kbps UART with zero added latency and guaranteed VIH/VIL margins across –40°C to +125°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar single-buffer-with-3-state applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125QDCKRQ1 | No integrated voltage translation; 1.65–5.5 V supply but inputs not 5.5-V tolerant; VIH/VIL fixed to VCC-dependent thresholds | Requires external level shifters for mixed-voltage interfaces; suitable only where all signals share same VCC domain | Select when translation is unnecessary and cost optimization is primary; not viable for 1.2 V → 3.3 V or 5 V → 1.8 V paths |
| NLSV1T244MUTAG | Onsemi part with similar LVxT architecture; supports 1.65–5.5 V, 5.5-V tolerant inputs, but only up-translation (no down-translation support) | Limited to unidirectional level shifting; cannot replace SN74LV1T126QDCKRQ1 in 5 V → 3.3 V down-translation roles | Use only where up-translation dominates (e.g., 1.8 V MCU to 5 V display); verify OE polarity and timing against design |
Compared with SN74LV1T126QDCKRQ1, SN74LVC1G125QDCKRQ1 lacks translation capability and 5.5-V tolerance, limiting its use to single-rail systems, while NLSV1T244MUTAG omits down-translation support - making SN74LV1T126QDCKRQ1 the only option for bidirectional mixed-voltage isolation in AEC-Q100-compliant designs.
Availability
SN74LV1T126QDCKRQ1 is available at Aetrix Electronics and suitable for automotive body control, instrument cluster, ADAS sensor interface, and infotainment subsystems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74LV1T126QDCKRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive ICs, with decades of automotive qualification expertise and ISO/TS 16949-certified manufacturing.
SN74LV1T126QDCKRQ1 belongs to TI's LVxT logic family, engineered specifically for automotive voltage translation challenges - enabling seamless interoperability between legacy 5-V, modern 3.3-V/1.8-V, and ultra-low-voltage 1.2-V subsystems without external components.
FAQ
What is the maximum data rate supported by SN74LV1T126QDCKRQ1?
SN74LV1T126QDCKRQ1 supports up to 150 Mbps at 5.0 V VCC with 15 pF load, verified by TI's switching characteristics tables (TPD = 4.1 ns typical). At 3.3 V, it achieves 100+ Mbps (TPD = 6.0 ns typical), making it suitable for high-speed automotive serial links like LIN header timing and sensor clock distribution.
Does SN74LV1T126QDCKRQ1 require external pull-up or pull-down resistors on unused inputs?
Yes - unused inputs on SN74LV1T126QDCKRQ1 must be terminated to VCC or GND to prevent floating states that cause excessive current draw and oscillation. TI recommends a 10-kΩ resistor for default HIGH or LOW biasing, as specified in Section 7.3.3 of the datasheet.
Can SN74LV1T126QDCKRQ1 translate 5.0 V signals down to 1.8 V logic levels?
Yes - SN74LV1T126QDCKRQ1 supports down-translation from 5.0 V to 1.8 V when operated with 1.8 V VCC. Its 5.5-V tolerant inputs accept 5.0 V signals directly, and output levels conform to 1.8 V CMOS thresholds (VOH ≥ 1.62 V, VOL ≤ 0.2 V at IO = ±3 mA).
Is SN74LV1T126QDCKRQ1 pin-compatible with other SC70-5 logic buffers?
SN74LV1T126QDCKRQ1 uses the standard SC70-5 pinout (OE-A-GND-Y-VCC), matching TI's SN74LVC1G125QDCKRQ1 and SN74AUP1G125DCKR. However, functional differences (e.g., translation capability, input thresholds) mean electrical compatibility requires verification per application.
What thermal derating applies to SN74LV1T126QDCKRQ1 in sealed automotive enclosures?
With RθJA = 293.4°C/W (DCK package), SN74LV1T126QDCKRQ1's junction temperature rise is ~29°C per 100 mW dissipation at ambient. In sealed enclosures above 85°C ambient, power must be limited to maintain TJ ≤ 150°C - e.g., max 220 mW at 85°C ambient per absolute maximum ratings.
SN74LV1T126QDCKRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LV
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 1.6V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
SN74LV1T126QDCKRQ1 FAQ
1.How can I place an order for SN74LV1T126QDCKRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LV1T126QDCKRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LV1T126QDCKRQ1 reliable?
The price and inventory of SN74LV1T126QDCKRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV1T126QDCKRQ1 is usually 5 days.
3.What payment methods are accepted for SN74LV1T126QDCKRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV1T126QDCKRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LV1T126QDCKRQ1?
SN74LV1T126QDCKRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LV1T126QDCKRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LV1T126QDCKRQ1?
For technical support, including SN74LV1T126QDCKRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV1T126QDCKRQ1 requirements.
6.How does Aetrix verify that SN74LV1T126QDCKRQ1 is sourced from the original manufacturer or authorized distributors?
All SN74LV1T126QDCKRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV1T126QDCKRQ1 meets industry standards.
7.What is the process for return or replacement of SN74LV1T126QDCKRQ1?
All SN74LV1T126QDCKRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV1T126QDCKRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LV1T126QDCKRQ1 part is unused and in its original packaging.
Return procedure for SN74LV1T126QDCKRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LV1T126QDCKRQ1 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

