Texas Instruments SN74LV367APWRG4
- Part No.:
- SN74LV367APWRG4
- Manufacturer:
- Texas Instruments
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74LV367APWRG4.pdf
- Description:
- IC BUF NON-INVERT 5.5V 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,116
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LV367APWRG4 from Texas Instruments is a hex noninverting buffer/line driver with 3-state outputs, designed for 2 V to 5.5 V operation. It features dual output-enable controls (1OE, 2OE), 7 ns max propagation delay at 5 V, ±35 mA output drive, and mixed-mode voltage interface capability - used in LED matrix and 7-segment display control systems.
For engineers reviewing the SN74LV367APWRG4 datasheet, SN74LV367APWRG4 pinout, SN74LV367APWRG4 application, or SN74LV367APWRG4 equivalent, key selection criteria include 3-state timing behavior, VCC-tolerant inputs, ground-bounce/undershoot performance, and TSSOP-16 package compatibility with high-density PCB layouts.
Technical Context
The SN74LV367APWRG4 implements two independent 3-state buffer groups: one 4-line (1A1–1Y4) and one 2-line (2A1–2Y2), each controlled by active-low OE pins. Its balanced CMOS push-pull outputs support bidirectional current sourcing/sinking up to ±35 mA per channel while maintaining low dynamic noise (VOLP < 0.8 V, VOHV > 2.3 V at 3.3 V).
It supports partial power-down (Ioff) with ≤5 µA off-state leakage and includes input clamp diodes for ESD robustness (±2000 V HBM). The device operates across –40°C to +85°C and enables mixed-voltage interfacing - e.g., 5-V inputs driving 3.3-V buses - without level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2 V to 5.5 V - supports single-supply operation across legacy 3.3 V and modern 2.5 V/5 V logic domains. |
| tpd (Max) | 7 ns at VCC = 5 V, CL = 15 pF - ensures sub-10 ns timing margin for high-speed bus buffering. |
| Output Drive | ±35 mA per Y output - sufficient to directly drive LEDs or terminate short PCB traces without external drivers. |
| VOLP / VOHV | < 0.8 V / > 2.3 V at 3.3 V - limits ground bounce and undershoot during switching, reducing signal integrity risk. |
| Ioff Leakage | ≤5 µA at VCC = 0 V - prevents backfeeding and enables safe hot-insertion or partial system power-down. |
| ESD Rating | ±2000 V HBM - meets industrial-grade ESD immunity requirements without added protection circuitry. |
| Operating Temp | –40°C to +85°C - qualified for extended temperature range in industrial and automotive under-hood applications. |
Pinout & Package
TSSOP-16 package (PW), 5.00 mm × 4.40 mm body size, 0.65 mm pitch, thin-profile surface-mount design optimized for automated assembly and space-constrained layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1OE, 2OE | Active-low output-enable controls - independently disable Group 1 (pins 2–7,9–10) or Group 2 (pins 11–14). |
| 2,4,6,10,12,14 | 1A1–1A4, 2A1, 2A2 | Noninverting input terminals - accept 0–5.5 V logic levels, tolerant of voltages exceeding VCC. |
| 3,5,7,9,11,13 | 1Y1–1Y4, 2Y1, 2Y2 | 3-state buffered outputs - drive high/low or enter high-Z when OE is high; support bus sharing. |
| 8 | GND | Reference ground plane - must be low-impedance connection to minimize noise coupling into outputs. |
| 16 | VCC | Primary power supply - requires local 0.1 µF ceramic bypass capacitor placed within 2 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Mixed-mode voltage interface | Inputs tolerate up to 5.5 V regardless of VCC (2–5.5 V), enabling direct 5-V-to-3.3-V signal translation. |
| Balanced CMOS 3-state outputs | Sink and source symmetrically up to ±35 mA - eliminates need for external pull-ups in open-drain emulation. |
| Low ground bounce (VOLP) | < 0.8 V at 3.3 V - reduces simultaneous switching noise that could corrupt adjacent signals or reset logic. |
| Partial power-down (Ioff) | ≤5 µA leakage when VCC = 0 V - prevents back-current flow during system sleep or hot-swap events. |
| Latch-up immunity | > 250 mA per JESD17 - ensures robustness against transient overcurrents in noisy industrial environments. |
Applications
| LED Matrix Control | 7-Segment Display Driver |
|---|---|
|
Use Scenario: Driving rows/columns of multiplexed LED arrays in signage or status panels. IC Role / Device Role / Timing Role: Hex buffer provides isolated, current-limited column enable signals synchronized with row scanning. Use Value: 3-state outputs allow rapid bus release between frames; ±35 mA drive eliminates external transistors for medium-brightness LEDs. |
Use Scenario: Controlling common-anode or common-cathode 7-segment displays in instrumentation or HMI. IC Role / Device Role / Timing Role: Noninverting buffer translates microcontroller GPIO outputs to segment drive lines with precise timing. Use Value: Sub-7 ns propagation delay ensures tight digit update synchronization; VCC-tolerant inputs simplify interface with mixed-voltage MCUs. |
| Memory Address Expansion | Bus Interface Isolation |
|
Use Scenario: Extending address/data bus fanout in microcontroller-based memory subsystems. IC Role / Device Role / Timing Role: Dual-group 3-state buffers isolate memory controller from multiple peripheral address decoders. Use Value: Independent OE pins enable staggered enable timing to reduce simultaneous switching current spikes on shared VCC/GND rails. |
Use Scenario: Isolating clock or control signals between subsystems operating at different voltage domains. IC Role / Device Role / Timing Role: Level-shifting buffer passes timing-critical signals (e.g., SPI CS, I²C enable) across voltage boundaries. Use Value: 2–5.5 V VCC range and 5.5 V-tolerant inputs eliminate discrete level shifters; low tpd preserves signal edge integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex buffer with 3-state output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC367APWR | Lower VCC range (1.65–3.6 V); faster tpd (5.3 ns @ 3.3 V); higher drive (±24 mA) | Optimized for 3.3 V-only systems; not suitable for 5 V input or mixed-voltage interfaces | Select when operating exclusively at 3.3 V and requiring tighter timing margins. |
| 74AC367PWRE4 | Wider VCC (2–6 V); higher speed (4.5 ns @ 5 V); no Ioff or mixed-voltage tolerance | Higher EMI risk due to faster edges; lacks partial power-down for hot-swap use cases | Choose for legacy 5 V systems where maximum speed outweighs noise and power-down requirements. |
Compared with SN74LV367APWRG4, SN74LVC367APWR offers better speed in 3.3 V designs but sacrifices 5 V input tolerance, while 74AC367PWRE4 delivers superior propagation delay at 5 V but lacks Ioff and introduces greater signal integrity challenges in dense layouts.
Availability
SN74LV367APWRG4 is available at Aetrix Electronics and suitable for LED matrix control, 7-segment display driving, and memory address expansion requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for SN74LV367APWRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of expertise in high-reliability logic families and industrial-grade qualification.
The SN74LV367A belongs to TI's LV (Low-Voltage) logic series, engineered for interoperability across 2–5.5 V systems, emphasizing noise resilience, mixed-voltage compatibility, and robustness in harsh electrical environments.
FAQ
What is the maximum output current rating for SN74LV367APWRG4?
The SN74LV367APWRG4 supports ±35 mA continuous output current per Y terminal under recommended operating conditions. This rating applies across the full VCC range (2–5.5 V) and enables direct LED driving or termination of moderate-capacitance buses without external amplification. Exceeding this limit risks thermal damage or parametric shift.
Does SN74LV367APWRG4 support 5-V input signals when powered at 3.3 V?
Yes, SN74LV367APWRG4 accepts input voltages up to 5.5 V regardless of VCC setting - including when VCC = 3.3 V. This 5-V-tolerant input capability allows seamless interfacing between 5-V microcontrollers and 3.3-V peripherals without level-shifting circuitry, simplifying design and reducing BOM count.
How does the Ioff feature function in SN74LV367APWRG4?
The Ioff feature in SN74LV367APWRG4 disables all outputs and limits leakage to ≤5 µA when VCC = 0 V, preventing back-current flow from live buses into a powered-down section. This supports safe hot-swap operation and partial system shutdown - critical in modular industrial controllers and field-replaceable units where subsystems power up/down asynchronously.
What is the significance of VOLP and VOHV specifications for SN74LV367APWRG4?
VOLP (< 0.8 V) and VOHV (> 2.3 V) quantify dynamic ground bounce and output undershoot during switching transitions at 3.3 V. These values indicate the device's ability to suppress noise that could corrupt adjacent signals or cause false triggering in sensitive circuits - making SN74LV367APWRG4 suitable for high-density, mixed-signal PCBs where signal integrity is critical.
Can SN74LV367APWRG4 replace SN74LV367ADR in a design?
Yes, SN74LV367APWRG4 is functionally identical to SN74LV367ADR but in a smaller TSSOP-16 (PW) package versus SOIC-16 (D). Pinout, electrical specs, and timing are fully compatible. Migration requires only layout adjustment for the 5.00 mm × 4.40 mm footprint and reflow profile updates for the thinner PW package - no schematic or firmware changes needed.
SN74LV367APWRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LV
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 2, 4 (Hex)
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 16mA, 16mA
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
SN74LV367APWRG4 FAQ
1.How can I place an order for SN74LV367APWRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LV367APWRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LV367APWRG4 reliable?
The price and inventory of SN74LV367APWRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV367APWRG4 is usually 5 days.
3.What payment methods are accepted for SN74LV367APWRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV367APWRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LV367APWRG4?
SN74LV367APWRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LV367APWRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LV367APWRG4?
For technical support, including SN74LV367APWRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV367APWRG4 requirements.
6.How does Aetrix verify that SN74LV367APWRG4 is sourced from the original manufacturer or authorized distributors?
All SN74LV367APWRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV367APWRG4 meets industry standards.
7.What is the process for return or replacement of SN74LV367APWRG4?
All SN74LV367APWRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV367APWRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LV367APWRG4 part is unused and in its original packaging.
Return procedure for SN74LV367APWRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LV367APWRG4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
