Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74LV374ATPWRG4Q1

Name: SN74LV374ATPWRG4Q1
Brand: Texas Instruments
SKU: SN74LV374ATPWRG4Q1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LV374ATPWRG4Q1

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 20-TSSOP (0.173", 4.40mm Width)

Datasheet:: SN74LV374ATPWRG4Q1.pdf

Description:: IC FF D-TYPE SNGL 8BIT 20TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,403

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LV374ATPWRG4Q1 from Texas Instruments is an automotive-qualified octal edge-triggered D-type flip-flop with 3-state outputs, designed for 2-V to 5.5-V V_CC operation. It features I_off partial-power-down support, ±35-mA output drive, and operates across −40°C to 105°C. It serves as a bidirectional bus driver or I/O port buffer in automotive infotainment and body control modules.

For engineers reviewing the SN74LV374ATPWRG4Q1 datasheet, SN74LV374ATPWRG4Q1 pinout, SN74LV374ATPWRG4Q1 application, or SN74LV374ATPWRG4Q1 equivalent, key selection criteria include its AEC-Q100 qualification, TSSOP-20 package, 3.3-V/5-V mixed-mode voltage compatibility, and guaranteed t_su/t_h timing at automotive temperature extremes.

Technical Context

This device implements eight independent D-type latches triggered on the rising edge of CLK, each with individually controllable 3-state outputs via a shared OE input. Its I_off circuitry actively disables outputs during power-down to prevent backflow current, enabling safe hot-insertion in modular automotive ECUs.

The logic supports mixed-voltage interfacing: inputs tolerate up to 5.5 V regardless of V_CC, and outputs drive to V_CC levels while maintaining valid VOH/VOL across 2.3 V–5.5 V supply range. Noise immunity is enhanced by dynamic VIH(D)/VIL(D) thresholds and controlled ground bounce (VOLP < 0.8 V) and undershoot (VOHV > 2.3 V).

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2 V to 5.5 V - Enables direct interface with 2.5-V, 3.3-V, and 5-V logic domains without level shifters.
t_su/t_h (3.3 V)	4.5 ns / 2 ns - Guarantees reliable data capture at ≥100-MHz bus clock rates in automotive CAN/FlexRay gateway designs.
I_OL/I_OH (3.3 V)	8 mA / −8 mA - Drives 50-pF loads with <16.2-ns propagation delay, suitable for daisy-chained PCB traces in ADAS sensor hubs.
I_off	≤5 μA - Blocks reverse current during partial power-down, protecting downstream MCU I/O pins in sleep-mode vehicle networks.
ESD Rating	HBM ±2000 V - Meets automotive system-level ESD robustness requirements per ISO 10605 for under-hood modules.
Operating Temp	−40°C to 105°C - Qualified per AEC-Q100 Grade 2 for engine control units and transmission control modules.
Package	TSSOP-20 (PW) - 6.5-mm × 4.4-mm footprint with 0.65-mm pitch, optimized for high-density automotive PCB layouts.

Pinout & Package

TSSOP-20 (PW) package: 6.5 mm × 4.4 mm body, 0.65 mm lead pitch, 1.2 mm max height, RoHS-compliant NiPdAu finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Output Enable	Active-low control for all eight 3-state outputs; must be pulled high via resistor during power-up to ensure Hi-Z default state.
2–9, 11–18 (1D–8D, 1Q–8Q)	Data Input / Q Output	Eight independent D/Q channels; each D samples on CLK↑, each Q reflects stored value unless OE asserts Hi-Z.
10 (GND)	Ground Reference	Primary signal return path; requires low-inductance connection to minimize ground bounce in high-speed switching.
20 (V_CC)	Supply Voltage	Power rail for logic core and output drivers; decoupling capacitor (0.1 μF) required within 3 mm of this pin.
19 (CLK)	Clock Input	Rising-edge-triggered global clock; accepts 5-V-tolerant inputs even at 2-V V_CC, supporting mixed-voltage timing domains.

Key Features

Feature	Design Value
Mixed-mode voltage operation	Inputs accept 0–5.5 V regardless of V_CC (2–5.5 V), eliminating external level translators in multi-rail automotive systems.
I_off partial-power-down	Outputs disable to <5 μA leakage when V_CC = 0 V, preventing backdrive damage during ECU module hot-swap or battery disconnect events.
Low ground bounce (VOLP)	<0.8 V at 3.3 V/25°C ensures stable logic LOWs during simultaneous output switching in noise-sensitive instrument cluster interfaces.
High noise immunity	Dynamic VIH(D) = 2.31 V and VIL(D) = 0.99 V at 3.3 V provide 0.5-V noise margin against coupled transients in 12-V vehicle electrical environments.
AEC-Q100 qualification	Qualified for automotive Grade 2 (−40°C to 105°C), including HTOL, TC, and ESD stress testing per JESD47 standards.

Applications

Automotive Body Control Module	ADAS Sensor Interface Hub
Use Scenario: Centralized I/O expansion for door lock actuators, window lift motors, and mirror position sensors. IC Role / Device Role / Timing Role: Octal latch buffers bidirectional LIN/CAN peripheral data, synchronizing sensor reads and actuator writes to MCU clock domain. Use Value: 3-state outputs isolate inactive peripherals, reducing bus contention; I_off prevents current leakage during sleep mode, extending battery life.	Use Scenario: Aggregating camera, radar, and ultrasonic sensor data streams before forwarding to domain controller. IC Role / Device Role / Timing Role: Synchronizes parallel sensor outputs to a common clock, providing glitch-free data staging for high-speed serialization. Use Value: 8.3-ns t_pd at 3.3 V enables sub-100-ns sampling alignment across multiple sensors, critical for time-of-flight accuracy.
Infotainment Head Unit	Electric Power Steering (EPS) ECU
Use Scenario: Driving display segment drivers and touch controller GPIO expanders in dashboard LCD clusters. IC Role / Device Role / Timing Role: Buffers MCU GPIOs to drive capacitive loads of segmented displays and resistive touch overlays. Use Value: ±35-mA drive strength eliminates need for external MOSFET buffers; 3-state capability allows shared bus access among multiple display subsystems.	Use Scenario: Isolating MCU safety-critical PWM outputs from motor gate drivers during fault conditions. IC Role / Device Role / Timing Role: Latches torque command signals and places outputs in Hi-Z upon ASIL-B fault detection via OE assertion. Use Value: Guaranteed t_dis ≤14 ns ensures rapid output disable (<15 ns) during functional safety shutdown, meeting ISO 26262 ASIL-B response timing.

Automotive Body Control Module

ADAS Sensor Interface Hub

Use Scenario: Centralized I/O expansion for door lock actuators, window lift motors, and mirror position sensors.

IC Role / Device Role / Timing Role: Octal latch buffers bidirectional LIN/CAN peripheral data, synchronizing sensor reads and actuator writes to MCU clock domain.

Use Value: 3-state outputs isolate inactive peripherals, reducing bus contention; I_off prevents current leakage during sleep mode, extending battery life.

Use Scenario: Aggregating camera, radar, and ultrasonic sensor data streams before forwarding to domain controller.

IC Role / Device Role / Timing Role: Synchronizes parallel sensor outputs to a common clock, providing glitch-free data staging for high-speed serialization.

Use Value: 8.3-ns t_pd at 3.3 V enables sub-100-ns sampling alignment across multiple sensors, critical for time-of-flight accuracy.

Infotainment Head Unit

Electric Power Steering (EPS) ECU

Use Scenario: Driving display segment drivers and touch controller GPIO expanders in dashboard LCD clusters.

IC Role / Device Role / Timing Role: Buffers MCU GPIOs to drive capacitive loads of segmented displays and resistive touch overlays.

Use Value: ±35-mA drive strength eliminates need for external MOSFET buffers; 3-state capability allows shared bus access among multiple display subsystems.

Use Scenario: Isolating MCU safety-critical PWM outputs from motor gate drivers during fault conditions.

IC Role / Device Role / Timing Role: Latches torque command signals and places outputs in Hi-Z upon ASIL-B fault detection via OE assertion.

Use Value: Guaranteed t_dis ≤14 ns ensures rapid output disable (<15 ns) during functional safety shutdown, meeting ISO 26262 ASIL-B response timing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC374AQPWRQ1	Lower V_CC min (1.65 V), higher f_max (200 MHz at 3.3 V), but no AEC-Q100 Grade 2 rating - only qualified to Grade 3 (−40°C to 85°C).	Suitable for non-critical cabin modules (e.g., HVAC controls) where extended temperature range is not required.	Select when higher speed is prioritized over full under-hood temperature coverage.
MC74LCX374DTG	Same TSSOP-20 package, 2-V to 3.6-V V_CC, but lacks I_off and automotive qualification; ESD rating limited to HBM ±2000 V (no CDM spec).	Fits cost-sensitive industrial HMIs with ambient temperature operation only.	Choose only for non-automotive designs where partial-power-down and 105°C operation are unnecessary.

Compared with SN74LV374ATPWRG4Q1, the SN74LVC374AQPWRQ1 offers faster timing but sacrifices guaranteed 105°C operation, while the MC74LCX374DTG omits I_off and automotive qualification entirely - making SN74LV374ATPWRG4Q1 the sole option meeting full AEC-Q100 Grade 2, I_off, and 2–5.5-V mixed-voltage requirements simultaneously.

Availability

SN74LV374ATPWRG4Q1 is available at Aetrix Electronics and suitable for automotive body control, ADAS sensor aggregation, and infotainment display interface applications requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for SN74LV374ATPWRG4Q1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and automotive ICs, with decades of experience in high-reliability automotive electronics.

The SN74LV374A-Q1 product line delivers AEC-Q100-qualified, high-speed logic devices engineered specifically for automotive signal integrity, power sequencing, and functional safety-critical I/O expansion.

FAQ

What automotive qualification does SN74LV374ATPWRG4Q1 meet?

SN74LV374ATPWRG4Q1 is AEC-Q100 qualified to Grade 2 (−40°C to 105°C), with full test coverage including HTOL, temperature cycling, and ESD per JESD47. It meets automotive reliability requirements for engine bay and chassis-mounted ECUs, and its part marking "LV374ATQ" and packaging documentation confirm Q1 status per TI's official Package Option Addendum.

Does SN74LV374ATPWRG4Q1 support partial-power-down mode?

Yes, SN74LV374ATPWRG4Q1 incorporates I_off circuitry that disables all outputs when V_CC = 0 V, limiting reverse current to ≤5 μA. This feature protects downstream components during battery disconnect or module hot-swap scenarios, and is explicitly verified in the datasheet's absolute maximum ratings and electrical characteristics tables.

What is the maximum clock frequency supported by SN74LV374ATPWRG4Q1 at 3.3 V?

At V_CC = 3.3 V, SN74LV374ATPWRG4Q1 supports a maximum clock frequency of 110 MHz, as specified in the switching characteristics table for f_max under recommended operating conditions. This is validated with CL = 50 pF load and TA = 25°C, and derates predictably across the full −40°C to 105°C range per timing parameter tables.

Can SN74LV374ATPWRG4Q1 interface between 3.3-V and 5-V logic domains?

Yes, SN74LV374ATPWRG4Q1 supports true mixed-mode voltage operation: inputs tolerate up to 5.5 V regardless of V_CC, and outputs swing rail-to-rail from 0 V to V_CC. When V_CC = 3.3 V, it accepts 5-V inputs safely and drives 3.3-V compatible outputs - eliminating level shifters in 3.3-V MCU to 5-V peripheral interfaces.

What is the recommended power-up sequence for SN74LV374ATPWRG4Q1 to ensure Hi-Z outputs?

To guarantee high-impedance outputs during power-up, OE must be held high via a pullup resistor to V_CC; TI specifies minimum resistance based on driver sink capability. For SN74LV374ATPWRG4Q1, a 10-kΩ resistor is typical. This prevents bus contention before firmware initializes OE, and is mandated in the datasheet's application guidance section.

SN74LV374ATPWRG4Q1 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LV

Package/Case:: 20-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Standard

Type:: D-Type

Output Type:: Tri-State, Non-Inverted

Number of Elements:: 1

Number of Bits per Element:: 8

Clock Frequency:: 170 MHz

Max Propagation Delay @ V, Max CL:: 10.1ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 16mA, 16mA

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Iq):: 20 µA

Input Capacitance:: 2.9 pF

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 20-TSSOP

SN74LV374ATPWRG4Q1 FAQ

1.How can I place an order for SN74LV374ATPWRG4Q1 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LV374ATPWRG4Q1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LV374ATPWRG4Q1 reliable?

The price and inventory of SN74LV374ATPWRG4Q1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV374ATPWRG4Q1 is usually 5 days.

3.What payment methods are accepted for SN74LV374ATPWRG4Q1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV374ATPWRG4Q1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LV374ATPWRG4Q1?

SN74LV374ATPWRG4Q1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LV374ATPWRG4Q1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LV374ATPWRG4Q1?

For technical support, including SN74LV374ATPWRG4Q1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV374ATPWRG4Q1 requirements.

6.How does Aetrix verify that SN74LV374ATPWRG4Q1 is sourced from the original manufacturer or authorized distributors?

All SN74LV374ATPWRG4Q1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV374ATPWRG4Q1 meets industry standards.

7.What is the process for return or replacement of SN74LV374ATPWRG4Q1?

All SN74LV374ATPWRG4Q1 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV374ATPWRG4Q1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LV374ATPWRG4Q1 part is unused and in its original packaging.

Return procedure for SN74LV374ATPWRG4Q1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…