Texas Instruments SN74LV374ATPWT
- Part No.:
- SN74LV374ATPWT
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74LV374ATPWT.pdf
- Description:
- IC FF D-TYPE SNGL 8BIT 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,539
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LV374ATPWT from Texas Instruments is an octal edge-triggered D-type flip-flop with 3-state outputs, designed for bus interface and data latching in digital systems. It operates from 4.5 V to 5.5 V, delivers typical propagation delay of 4.9 ns at 5 V, supports TTL-voltage-compatible inputs, and features Ioff partial-power-down protection. It is commonly used in bidirectional bus drivers and I/O port buffering.
For engineers reviewing the SN74LV374ATPWT datasheet, SN74LV374ATPWT pinout, SN74LV374ATPWT application, or SN74LV374ATPWT equivalent, key selection criteria include 3-state output timing (ten/tdis), clock frequency capability up to 85 MHz at 50 pF load, Ioff-enabled power-down isolation, and TSSOP-20 package compatibility with high-density PCB layouts.
Technical Context
This device implements eight independent D-type latches triggered on the positive edge of CLK, with synchronous data capture and asynchronous 3-state control via OE. Each output can be driven high, low, or placed into high-impedance - enabling shared bus architectures without external pull-ups or interface logic.
The SN74LV374ATPWT integrates Ioff circuitry that disables outputs during power-down, preventing backflow current when VCC = 0 V, and supports mixed-mode voltage operation across all ports. Its noise characteristics include typical VOLP < 0.8 V and VOHV > 2.3 V at 5 V, ensuring signal integrity in noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures compatibility with standard 5-V logic rails and tolerates supply ripple without functional degradation. |
| tpd (CLK→Q) | 4.9 ns typical at 5 V - enables reliable operation in high-speed address/data latching up to 85 MHz with 50-pF load. |
| IOH/IOL | ±16 mA - provides sufficient drive strength for direct connection to 50-pF bus lines or multiple CMOS inputs. |
| ten / tdis (OE→Q) | 4.5 ns / 2.4 ns typical at 5 V, CL = 50 pF - guarantees fast bus release and acquisition for time-critical multiplexing. |
| Ioff Current | ≤5 µA max at 5.5 V - prevents damaging back-current during hot-insertion or partial system power-down. |
| Input Compatibility | TTL-voltage compatible (VIH = 2 V, VIL = 0.8 V) - allows direct interfacing with legacy 5-V TTL outputs without level shifters. |
| Operating Temperature | –40°C to +125°C - supports deployment in automotive under-hood, industrial PLC, and extended-temperature embedded applications. |
Pinout & Package
TSSOP-20 (PW) package: 6.5 mm × 4.4 mm body, 1.2 mm max height, 0.65 mm lead pitch, exposed pad optional, RoHS-compliant NIPDAU finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OE | Active-low 3-state enable - asserts high-impedance on all Q outputs when high; no effect on internal latch state. |
| 2–9 | 1D–8D | Data inputs - sampled on rising CLK edge; TTL-compatible thresholds allow direct connection to 74LS/74F outputs. |
| 11–18 | 1Q–8Q | Tri-state outputs - drive high/low or float based on OE; capable of sourcing/sinking ±16 mA. |
| 10 | GND | Ground reference - must be low-inductance connection to minimize ground bounce (VOLP < 0.8 V). |
| 20 | VCC | Power supply - decoupling capacitor (0.1 µF) required within 5 mm for stable 5-V operation. |
| 19 | CLK | Clock input - positive-edge sensitive; requires clean transition (≤20 ns/V slew rate) for setup/hold compliance. |
Key Features
| Feature | Design Value |
|---|---|
| Ioff Partial-Power-Down Protection | Disables outputs automatically when VCC = 0 V, eliminating backflow current in mixed-power-domain systems. |
| 3-State Output Drive Strength | ±16 mA per output ensures robust driving of 50-pF buses or fan-out to ≥10 74LV inputs without buffers. |
| Low Dynamic Ground Bounce | Typical VOLP < 0.8 V reduces noise coupling into adjacent signals and improves signal integrity in dense layouts. |
| Mixed-Mode Voltage Operation | Accepts 0–5.5 V inputs regardless of VCC level - simplifies interfacing between 3.3-V controllers and 5-V peripherals. |
| ESD Robustness | Exceeds 2000-V HBM, 200-V MM, and 1000-V CDM - enhances reliability in manufacturing and field-deployed equipment. |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
Use Scenario: Expanding microcontroller GPIO count to drive solenoids, relays, and sensors across multiple CAN-connected nodes. IC Role / Device Role / Timing Role: Acts as a synchronized 8-bit output latch with 3-state isolation, enabling safe hot-swap of I/O modules without bus contention. Use Value: Eliminates need for discrete transceivers or pull-up networks; Ioff protection prevents backfeed during module insertion/removal. |
Use Scenario: Buffering LIN bus diagnostic signals and controlling LED indicators in door modules operating at –40°C to +125°C. IC Role / Device Role / Timing Role: Provides temperature-stable, low-noise data latching for status reporting and command execution with precise timing margins. Use Value: VOLP < 0.8 V and VOHV > 2.3 V ensure signal fidelity in electrically noisy vehicle cabins; 125°C rating matches under-dash thermal requirements. |
| Legacy System Bus Interface | Test Equipment Digital Pattern Generator |
Use Scenario: Interfacing modern FPGA-based controllers to legacy 5-V parallel buses (e.g., ISA, GPIB auxiliary lines). IC Role / Device Role / Timing Role: Serves as a level-tolerant, edge-triggered register that isolates FPGA I/O from bus loading and voltage mismatch. Use Value: TTL-compatible inputs accept 2-V VIH directly; 3-state outputs prevent bus conflicts during FPGA reconfiguration cycles. |
Use Scenario: Generating synchronized 8-bit stimulus waveforms for IC functional testing at up to 85 MHz. IC Role / Device Role / Timing Role: Functions as a deterministic, low-skew output stage where CLK edge precisely controls pattern update timing. Use Value: 4.9-ns tpd and 2.5-ns setup/hold times guarantee sub-10-ns timing resolution; low Cpd (42.5 pF) minimizes pattern jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal D-type latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC374APW | 3.3-V only (1.65–3.6 V), lower drive (±24 mA), faster tpd (3.5 ns), no Ioff | Suitable for 3.3-V-only systems; lacks partial-power-down capability for mixed-rail hot-swap use cases | Select when operating exclusively at 3.3 V and maximum speed is prioritized over power-down safety. |
| 74ACT374SCX | 5-V only (4.5–5.5 V), higher drive (±24 mA), higher ICC (40 mA), no Ioff, higher VOLP (~1.2 V) | Better drive for heavy loads but less noise-immune and unsafe for partial-power-down scenarios | Select only for legacy 5-V designs requiring higher sink/source current and where Ioff is not required. |
Compared with SN74LV374ATPWT, SN74LVC374APW offers superior speed and lower voltage operation but sacrifices Ioff and mixed-voltage tolerance; 74ACT374SCX delivers stronger drive and identical VCC range but increases ground bounce and eliminates power-down isolation - making SN74LV374ATPWT optimal for robust, thermally extended, and mixed-power-system applications.
Availability
SN74LV374ATPWT is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, and test equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant TSSOP packaging.
Supply support for SN74LV374ATPWT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, longevity, and industrial-grade performance.
The SN74LV374ATPWT belongs to TI's LV logic family, engineered for low-voltage 5-V operation with enhanced noise immunity and power-down safety - targeting industrial control, automotive subsystems, and legacy interface bridging.
FAQ
What is the maximum clock frequency supported by SN74LV374ATPWT?
The SN74LV374ATPWT supports up to 85 MHz at VCC = 5 V with a 50-pF load, as specified in the switching characteristics table. This frequency assumes proper layout practices including short traces, local decoupling, and controlled slew rates on CLK and data lines. At 15-pF load, maximum frequency increases to 90 MHz, but real-world bus capacitance must be measured to confirm timing margin.
Does SN74LV374ATPWT support partial power-down via Ioff?
Yes, SN74LV374ATPWT includes integrated Ioff circuitry that disables all outputs when VCC = 0 V, limiting reverse current to ≤5 µA. This feature protects upstream drivers during hot-plug events or staged power sequencing in multi-rail systems - a key differentiator versus standard 74ACT or 74HC variants.
Can SN74LV374ATPWT interface directly with 3.3-V microcontrollers?
Yes, SN74LV374ATPWT supports mixed-mode voltage operation: its inputs accept 0–5.5 V regardless of VCC level, and VIH/VIL thresholds (2.0 V / 0.8 V) are compatible with 3.3-V CMOS logic levels. Outputs swing rail-to-rail (0 V to VCC), so 5-V outputs require level translation if feeding 3.3-V inputs.
What is the recommended OE pin handling during power-up?
To ensure outputs remain in high-impedance during power-up, OE should be tied to VCC through a pullup resistor. TI specifies minimum resistance based on driver sink capability; a 10-kΩ resistor is typically sufficient. Leaving OE floating risks undefined output states and potential bus contention during startup sequences.
Is SN74LV374ATPWT pin-compatible with other TSSOP-20 octal latches?
SN74LV374ATPWT shares the same TSSOP-20 (PW) footprint and pinout as SN74LV374ATDWR (SOIC), SN74LV374ATNSR (SOP), and SN74LV374ATDBR (SSOP), but pin mapping differs from non-TI 374 variants like 74ACT374. Always verify logic diagram and function table alignment before substitution - especially OE polarity and CLK edge sensitivity.
SN74LV374ATPWT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LV
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Tri-State, Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Clock Frequency:
- 150 MHz
- Max Propagation Delay @ V, Max CL:
- 10.1ns @ 5V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 16mA, 16mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Iq):
- 2 µA
- Input Capacitance:
- 4 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
SN74LV374ATPWT FAQ
1.How can I place an order for SN74LV374ATPWT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LV374ATPWT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LV374ATPWT reliable?
The price and inventory of SN74LV374ATPWT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV374ATPWT is usually 5 days.
3.What payment methods are accepted for SN74LV374ATPWT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV374ATPWT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LV374ATPWT?
SN74LV374ATPWT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LV374ATPWT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LV374ATPWT?
For technical support, including SN74LV374ATPWT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV374ATPWT requirements.
6.How does Aetrix verify that SN74LV374ATPWT is sourced from the original manufacturer or authorized distributors?
All SN74LV374ATPWT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV374ATPWT meets industry standards.
7.What is the process for return or replacement of SN74LV374ATPWT?
All SN74LV374ATPWT units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV374ATPWT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LV374ATPWT part is unused and in its original packaging.
Return procedure for SN74LV374ATPWT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LV374ATPWT Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
