Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74LV74AQPWRQ1

Name: SN74LV74AQPWRQ1
Brand: Texas Instruments
SKU: SN74LV74AQPWRQ1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LV74AQPWRQ1

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: SN74LV74AQPWRQ1.pdf

Description:: IC FF D-TYPE DUAL 1BIT 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,711

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LV74AQPWRQ1 from Texas Instruments is an automotive-qualified dual positive-edge-triggered D-type flip-flop operating across 2-V to 5.5-V V_CC, with 13 ns max propagation delay at 5 V, I_off support for partial-power-down mode, and latch-up performance exceeding 250 mA per JESD17. It serves as a synchronous storage element in engine control units and ADAS domain controllers.

For engineers reviewing the SN74LV74AQPWRQ1 datasheet, SN74LV74AQPWRQ1 pinout, SN74LV74AQPWRQ1 application, or SN74LV74AQPWRQ1 equivalent, key selection criteria include automotive AEC-Q100 qualification, mixed-mode voltage operation on all ports, ground bounce (VOLP) <0.8 V at 3.3 V, output undershoot (VOHV) >2.3 V, and dual independent preset/clear functionality.

Technical Context

This device implements two independent edge-triggered D flip-flops with asynchronous active-low preset (PRE) and clear (CLR) inputs. Each section operates with identical timing behavior: setup time as low as 3 ns (at 5 V), hold time of 0.5 ns, and pulse width requirements down to 5 ns for clock and control inputs.

The logic supports true dual-channel operation without internal coupling-PRE/CLR, CLK, D, Q, and Q̅ are fully isolated per channel. I_off circuitry ensures high-impedance outputs during power-down, preventing backflow current when V_CC = 0 V while other supplies remain active.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2 V to 5.5 V - enables direct interface with 2.5 V, 3.3 V, and 5 V logic domains without level shifters
t_pd Max	13 ns at 5 V - supports reliable operation up to 75 MHz f_max under CL = 50 pF load
I_off	<5 μA - guarantees safe isolation during partial power-down in multi-rail automotive systems
VOLP / VOHV	<0.8 V / >2.3 V at 3.3 V - limits switching noise-induced false triggering in noisy engine bay environments
Operating Temp	–40°C to +125°C - meets AEC-Q100 Grade 1 requirements for under-hood deployment
ESD HBM	±2000 V - exceeds automotive ESD immunity baseline for assembly and field reliability
Input Leakage	±1 μA - minimizes static current draw in always-on vehicle subsystems

Pinout & Package

TSSOP-14 (PW) package: 5.00 mm × 6.4 mm body, 0.65 mm lead pitch, 1.2 mm max height, RoHS-compliant NIPDAU finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1, 13	1CLR / 2CLR	Asynchronous active-low clear - forces Q = L, Q̅ = H regardless of clock or data state
2, 12	1D / 2D	Data input - sampled on rising edge of corresponding clock; determines next-state Q output
3, 11	1CLK / 2CLK	Positive-edge clock - triggers synchronous transfer only on rising transition; immune to slow edges
4, 10	1PRE / 2PRE	Asynchronous active-low preset - forces Q = H, Q̅ = L independently of clock or data
5, 9	1Q / 2Q	True output - reflects stored D value after clock edge or asynchronous PRE/CLR assertion
6, 8	1Q̅ / 2Q̅	Complement output - inverted copy of Q; enables differential signaling or reset/set detection
7	GND	Ground reference - common return path for all internal logic and I/O; must be low-impedance
14	V_CC	Power supply - supplies core logic and output drivers; decoupling required within 10 mm

Key Features

Feature	Design Value
AEC-Q100 Qualified	Grade 1 (–40°C to +125°C) qualification enables use in safety-critical automotive ECUs without additional qualification effort
Mixed-Mode Voltage Operation	Allows 3.3 V inputs to drive 5 V outputs (or vice versa) without external translation, simplifying multi-voltage board design
Low Ground Bounce	VOLP < 0.8 V at 3.3 V ensures stable logic levels during simultaneous output switching in dense PCB layouts
Partial-Power-Down Support	I_off limits leakage to <5 μA when V_CC = 0 V, enabling safe hot-insertion and rail sequencing in modular vehicle architectures
Latch-Up Immunity	Exceeds 250 mA per JESD17 - prevents destructive latch-up during load dump or battery reverse-connection events

Applications

Engine Control Unit (ECU)	Advanced Driver Assistance Systems (ADAS)
Use Scenario: Synchronizing sensor sampling clocks and managing fault flag latching across multiple CAN nodes in real-time combustion control loops. IC Role / Device Role / Timing Role: Dual D flip-flop provides independent clock-domain crossing for crankshaft/camshaft position signals and stores diagnostic flags with asynchronous reset. Use Value: 13 ns t_pd at 5 V ensures deterministic timing margin for sub-μs engine timing resolution; I_off prevents backfeed during ECU sleep/wake transitions.	Use Scenario: Capturing and holding lane-departure warning trigger states from vision processors before CAN transmission to central domain controller. IC Role / Device Role / Timing Role: Edge-triggered storage element captures transient alerts; PRE/CLR pins enable hardware-level alert acknowledgment and reset via microcontroller GPIO. Use Value: VOLP < 0.8 V suppresses false alarms caused by power rail noise in camera module interfaces; –40°C to +125°C rating sustains operation behind windshield mounting.
Body Control Module (BCM)	Infotainment System Power Sequencing
Use Scenario: Debouncing mechanical switch inputs (e.g., door lock/unlock buttons) and generating clean edge-triggered interrupts for microcontroller wake-up. IC Role / Device Role / Timing Role: Asynchronous PRE/CLR clears metastability from bouncing contacts; D input captures stable state post-debounce window. Use Value: 5 ns minimum CLK pulse width accommodates fast mechanical switch bounce recovery; 2 V min V_CC supports operation during low-battery cranking conditions.	Use Scenario: Coordinating power-up sequence of display driver, audio codec, and processor rails using discrete enable signals with precise timing alignment. IC Role / Device Role / Timing Role: Dual flip-flop stages generate staggered enable pulses with programmable delay via external RC networks on CLK inputs. Use Value: Mixed-mode voltage operation allows 3.3 V MCU GPIO to directly control 5 V display rail enables; I_off prevents cross-conduction during partial system shutdown.

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Synchronizing sensor sampling clocks and managing fault flag latching across multiple CAN nodes in real-time combustion control loops.

IC Role / Device Role / Timing Role: Dual D flip-flop provides independent clock-domain crossing for crankshaft/camshaft position signals and stores diagnostic flags with asynchronous reset.

Use Value: 13 ns t_pd at 5 V ensures deterministic timing margin for sub-μs engine timing resolution; I_off prevents backfeed during ECU sleep/wake transitions.

Use Scenario: Capturing and holding lane-departure warning trigger states from vision processors before CAN transmission to central domain controller.

IC Role / Device Role / Timing Role: Edge-triggered storage element captures transient alerts; PRE/CLR pins enable hardware-level alert acknowledgment and reset via microcontroller GPIO.

Use Value: VOLP < 0.8 V suppresses false alarms caused by power rail noise in camera module interfaces; –40°C to +125°C rating sustains operation behind windshield mounting.

Body Control Module (BCM)

Infotainment System Power Sequencing

Use Scenario: Debouncing mechanical switch inputs (e.g., door lock/unlock buttons) and generating clean edge-triggered interrupts for microcontroller wake-up.

IC Role / Device Role / Timing Role: Asynchronous PRE/CLR clears metastability from bouncing contacts; D input captures stable state post-debounce window.

Use Value: 5 ns minimum CLK pulse width accommodates fast mechanical switch bounce recovery; 2 V min V_CC supports operation during low-battery cranking conditions.

Use Scenario: Coordinating power-up sequence of display driver, audio codec, and processor rails using discrete enable signals with precise timing alignment.

IC Role / Device Role / Timing Role: Dual flip-flop stages generate staggered enable pulses with programmable delay via external RC networks on CLK inputs.

Use Value: Mixed-mode voltage operation allows 3.3 V MCU GPIO to directly control 5 V display rail enables; I_off prevents cross-conduction during partial system shutdown.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC74AQPWRQ1	Lower V_CC range (1.65–5.5 V); 5.5 ns t_pd at 3.3 V; no VOLP/VOHV specs published	Better speed at 3.3 V but lacks documented noise immunity metrics critical for under-hood use	Select when higher speed at 3.3 V is prioritized over guaranteed noise margins in harsh environments
MC74LCX74DTG	Non-automotive; –40°C to +85°C; 10 ns t_pd at 3.3 V; no AEC-Q100 qualification or I_off	Not qualified for automotive use; unsuitable for safety-critical or extended temperature deployments	Acceptable only for non-automotive industrial or consumer prototypes where qualification is not required

Compared with SN74LVC74AQPWRQ1 and MC74LCX74DTG, SN74LV74AQPWRQ1 uniquely delivers AEC-Q100 Grade 1 qualification, validated VOLP/VOHV noise immunity, and I_off-enabled partial-power-down-making it the sole choice for production automotive control modules requiring functional safety compliance.

Availability

SN74LV74AQPWRQ1 is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, body control modules, and infotainment power sequencers requiring stable component supply across automotive production lifecycles.

Supply support for SN74LV74AQPWRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company specializing in analog and embedded processing solutions, with leadership in automotive, industrial, and communications markets.

The SN74LV74AQPWRQ1 belongs to TI's LV logic family designed specifically for automotive-grade signal integrity and robustness-targeting applications demanding wide V_CC range, noise immunity, and AEC-Q100 compliance.

FAQ

What automotive qualification does SN74LV74AQPWRQ1 meet?

SN74LV74AQPWRQ1 is qualified to AEC-Q100 Grade 1 standards, covering operation from –40°C to +125°C ambient temperature. It includes full stress testing per JESD22, ESD ratings of ±2000 V HBM and ±1000 V CDM, and latch-up immunity exceeding 250 mA per JESD17-ensuring reliability in under-hood and safety-critical vehicle systems.

Does SN74LV74AQPWRQ1 support mixed-voltage interfacing?

Yes, SN74LV74AQPWRQ1 supports mixed-mode voltage operation on all ports. Inputs tolerate voltages up to 5.5 V regardless of V_CC, and outputs drive valid logic levels across the full 2-V to 5.5-V V_CC range. This allows direct connection between 3.3 V microcontrollers and 5 V peripheral interfaces without external level shifters.

What is the maximum clock frequency supported by SN74LV74AQPWRQ1?

SN74LV74AQPWRQ1 supports up to 140 MHz maximum clock frequency at V_CC = 5 V with CL = 50 pF load, based on its 6.6 ns typical propagation delay (t_pd) from CLK to Q. At 3.3 V, f_max is 90 MHz (t_pd = 10.2 ns typ), and at 2.5 V, it is 70 MHz (t_pd = 14.2 ns typ)-all verified under recommended operating conditions.

How does the I_off feature function in SN74LV74AQPWRQ1?

The I_off circuitry in SN74LV74AQPWRQ1 disables all outputs and isolates input/output paths when V_CC = 0 V, limiting leakage current to <5 μA. This prevents damaging backflow current during partial power-down sequences-critical for automotive modules with staggered rail activation or hot-swap capability.

Can SN74LV74AQPWRQ1 replace SN74LV74APWRE4 in existing designs?

SN74LV74AQPWRQ1 is the automotive-qualified version of SN74LV74APWRE4, sharing identical pinout, electrical characteristics, and TSSOP-14 packaging. The Q1 suffix denotes AEC-Q100 qualification, extended temperature range (–40°C to +125°C), and enhanced process controls-making it a drop-in replacement where automotive reliability and qualification are required.

SN74LV74AQPWRQ1 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LV

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 140 MHz

Max Propagation Delay @ V, Max CL:: 9.3ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 12mA, 12mA

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Iq):: 20 µA

Input Capacitance:: 2 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

SN74LV74AQPWRQ1 FAQ

1.How can I place an order for SN74LV74AQPWRQ1 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LV74AQPWRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LV74AQPWRQ1 reliable?

The price and inventory of SN74LV74AQPWRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LV74AQPWRQ1 is usually 5 days.

3.What payment methods are accepted for SN74LV74AQPWRQ1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LV74AQPWRQ1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LV74AQPWRQ1?

SN74LV74AQPWRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LV74AQPWRQ1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LV74AQPWRQ1?

For technical support, including SN74LV74AQPWRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LV74AQPWRQ1 requirements.

6.How does Aetrix verify that SN74LV74AQPWRQ1 is sourced from the original manufacturer or authorized distributors?

All SN74LV74AQPWRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LV74AQPWRQ1 meets industry standards.

7.What is the process for return or replacement of SN74LV74AQPWRQ1?

All SN74LV74AQPWRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LV74AQPWRQ1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LV74AQPWRQ1 part is unused and in its original packaging.

Return procedure for SN74LV74AQPWRQ1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…