Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74LVC126ADE4

Name: SN74LVC126ADE4
Brand: Texas Instruments
SKU: SN74LVC126ADE4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LVC126ADE4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74LVC126ADE4.pdf

Description:: IC BUF NON-INVERT 3.6V 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,062

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LVC126ADE4 from Texas Instruments is a quadruple bus buffer gate with independent 3-state outputs, designed for 1.65V–3.6V V_CC operation. It supports 5.5V-tolerant inputs, delivers ≤4.7ns propagation delay at 3.3V, operates across –40°C to +125°C, and drives up to 24mA per output - enabling robust signal buffering in mixed-voltage digital interfaces such as SSD controller buses and audio dock data paths.

For engineers reviewing the SN74LVC126ADE4 datasheet, SN74LVC126ADE4 pinout, SN74LVC126ADE4 application, or SN74LVC126ADE4 equivalent, key selection criteria include its 14-pin SOIC package, 3-state output control per channel, 5.5V input tolerance for level translation, and guaranteed performance over automotive-grade temperature range.

Technical Context

The SN74LVC126ADE4 implements four identical non-inverting buffer channels, each with dedicated active-low output-enable (OE) control. Its CMOS design ensures rail-to-rail output swing (V_OH ≥ V_CC–0.2V, V_OL ≤ 0.3V at 125°C) and low dynamic power consumption (C_pd = 22pF at 3.3V).

Each channel operates independently: when OE is low, the corresponding Y output enters high-impedance state; when OE is high, Y follows A with Boolean function Y = A. Input transition rate is specified at ≤10 ns/V, and latch-up immunity exceeds 250mA per JESD17.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 3.6V - enables direct interface with 1.8V, 2.5V, and 3.3V logic domains without level shifters.
Input Voltage Tolerance	Up to 5.5V - allows safe connection to legacy 5V systems while powered from lower V_CC, supporting down-translation.
t_pd (max)	4.7ns at V_CC = 3.3V, T_A = 25°C - supports reliable operation in >100MHz digital buses with timing margin.
I_OL/I_OH (max)	24mA sink/source at V_CC = 3V - drives multiple CMOS inputs or moderate capacitive loads without external buffers.
Operating Temperature	–40°C to +125°C - qualified for under-hood automotive, industrial control, and enterprise SSD applications.
ESD Rating	±2000V HBM - meets standard handling requirements for automated assembly and field-replaceable modules.

Pinout & Package

SN74LVC126ADE4 is packaged in a 14-pin SOIC (D package), 8.65mm × 6.0mm body size, with GND and V_CC on opposite sides for noise isolation and thermal stability. The exposed pad is absent - no thermal pad connection required.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-low enable inputs - each controls one buffer's 3-state output independently; must be pulled low via resistor during power-up to avoid bus contention.
2, 5, 9, 12	1A, 2A, 3A, 4A	Buffer input terminals - accept 5.5V-tolerant signals regardless of V_CC; compatible with 3.3V/5V mixed-signal backplanes.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Non-inverting buffered outputs - drive high-impedance loads or fan out to multiple downstream inputs with controlled edge rates.
7	GND	Ground reference - all internal logic and I/O share this single ground; requires low-inductance PCB connection.
14	V_CC	Power supply - supplies core logic and output drivers; requires local 0.1µF bypass capacitor placed adjacent to pin.

Key Features

Feature	Design Value
5.5V-tolerant inputs	Enables seamless interfacing between 3.3V logic domains and legacy 5V peripherals without external translators.
Independent 3-state control	Four separate OE pins allow selective bus isolation - critical for multi-master arbitration in SSD command/data lanes.
Low ground bounce (V_OLP < 0.8V)	Minimizes switching noise coupling into shared ground planes, improving signal integrity in dense PCB layouts.
High-impedance power-up state	Guaranteed Hi-Z on power ramp when OE tied to GND - prevents spurious bus loading during system initialization.
Wide temperature range support	Validated operation from –40°C to +125°C - suitable for automotive infotainment head units and industrial video analytics servers.

Applications

SSD Command Bus Buffering	Audio Dock Data Interface
Use Scenario: Isolating and driving NVMe command/address lines between host controller and NAND flash array in client SSDs. IC Role / Device Role / Timing Role: Quadruple non-inverting buffer with per-channel 3-state control, translating 1.8V/3.3V host signals to 3.3V flash interface while preventing bus contention. Use Value: 24mA drive strength ensures fast edge rates into 10–15pF trace+load capacitance; 4.7ns t_pd maintains timing budget for 200+ MHz command clocks.	Use Scenario: Level-shifting and buffering USB/UART data lines between portable audio source (5V) and dock base (3.3V MCU). IC Role / Device Role / Timing Role: Down-translator and signal repeater - accepts 5V inputs while powered from 3.3V rail, driving isolated downstream logic. Use Value: 5.5V input tolerance eliminates need for discrete resistive dividers; independent OE control allows dynamic power gating of unused channels.
TV HDMI CEC Channel Isolation	Industrial PLC I/O Expansion
Use Scenario: Isolating CEC (Consumer Electronics Control) signaling between HDMI source and display in LCD/HDTV systems. IC Role / Device Role / Timing Role: Bidirectional-capable buffer (via OE-controlled direction) ensuring clean CEC message transmission without voltage conflict. Use Value: Guaranteed –40°C to +125°C operation supports TV thermal environments; low V_OL (≤0.3V) ensures reliable logic-low detection on open-drain CEC bus.	Use Scenario: Buffering digital I/O status signals from remote sensor nodes to main PLC CPU across noisy factory floor wiring. IC Role / Device Role / Timing Role: Noise-immune signal conditioner - provides current gain and voltage-level consistency for long-trace digital monitoring lines. Use Value: ±2000V HBM ESD rating withstands electrostatic discharge in unshielded industrial enclosures; 24mA drive overcomes line capacitance up to 100pF.

SSD Command Bus Buffering

Audio Dock Data Interface

Use Scenario: Isolating and driving NVMe command/address lines between host controller and NAND flash array in client SSDs.

IC Role / Device Role / Timing Role: Quadruple non-inverting buffer with per-channel 3-state control, translating 1.8V/3.3V host signals to 3.3V flash interface while preventing bus contention.

Use Value: 24mA drive strength ensures fast edge rates into 10–15pF trace+load capacitance; 4.7ns t_pd maintains timing budget for 200+ MHz command clocks.

Use Scenario: Level-shifting and buffering USB/UART data lines between portable audio source (5V) and dock base (3.3V MCU).

IC Role / Device Role / Timing Role: Down-translator and signal repeater - accepts 5V inputs while powered from 3.3V rail, driving isolated downstream logic.

Use Value: 5.5V input tolerance eliminates need for discrete resistive dividers; independent OE control allows dynamic power gating of unused channels.

TV HDMI CEC Channel Isolation

Industrial PLC I/O Expansion

Use Scenario: Isolating CEC (Consumer Electronics Control) signaling between HDMI source and display in LCD/HDTV systems.

IC Role / Device Role / Timing Role: Bidirectional-capable buffer (via OE-controlled direction) ensuring clean CEC message transmission without voltage conflict.

Use Value: Guaranteed –40°C to +125°C operation supports TV thermal environments; low V_OL (≤0.3V) ensures reliable logic-low detection on open-drain CEC bus.

Use Scenario: Buffering digital I/O status signals from remote sensor nodes to main PLC CPU across noisy factory floor wiring.

IC Role / Device Role / Timing Role: Noise-immune signal conditioner - provides current gain and voltage-level consistency for long-trace digital monitoring lines.

Use Value: ±2000V HBM ESD rating withstands electrostatic discharge in unshielded industrial enclosures; 24mA drive overcomes line capacitance up to 100pF.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC125AD	Quad buffer with active-high OE (vs. active-low OE in SN74LVC126ADE4); identical V_CC, speed, and drive specs.	Requires inverted OE control logic; unsuitable where existing firmware assumes active-low enable polarity.	Select SN74LVC125AD only if system-level OE signal generation is active-high and layout allows re-routing.
74LVC126PW,118	NXP variant in TSSOP-14 package; same electrical specs but different marking, MSL level (Level-1 vs. TI's Level-1), and RoHS finish (SnAgCu vs. NIPDAU).	Compatible pinout but requires validation of thermal performance (R_θJA = 150.8°C/W vs. TI D package's 127.8°C/W) in high-power-density designs.	Use 74LVC126PW,118 only when TSSOP footprint is preferred and board-level thermal margin accommodates higher junction rise.

Compared with SN74LVC126ADE4, SN74LVC125AD changes OE polarity - requiring firmware or logic redesign - while 74LVC126PW,118 offers identical functionality in a smaller TSSOP package but with reduced thermal efficiency, making SN74LVC126ADE4 optimal for SOIC-based industrial and automotive designs prioritizing manufacturability and thermal headroom.

Availability

SN74LVC126ADE4 is available at Aetrix Electronics and suitable for SSD controller interfaces, audio dock data translation, HDMI CEC channel isolation, and industrial PLC I/O expansion requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for SN74LVC126ADE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of experience in high-reliability logic and interface solutions.

The SN74LVC126ADE4 belongs to TI's LVC (Low-Voltage CMOS) logic family, engineered for low-power, high-speed, mixed-voltage digital interfacing in consumer, industrial, and automotive systems.

FAQ

What is the maximum input voltage rating for SN74LVC126ADE4?

The SN74LVC126ADE4 supports input voltages up to 5.5V regardless of V_CC level - a key feature enabling its use as a down-translator in mixed 3.3V/5V systems. This rating is absolute and applies across the full operating temperature range (–40°C to +125°C), with no derating required. Exceeding 5.5V risks permanent damage per absolute maximum ratings.

Does SN74LVC126ADE4 require external pull-down resistors on OE pins?

Yes - to ensure high-impedance outputs during power-up and power-down, each OE pin of SN74LVC126ADE4 must be tied to GND through a pulldown resistor. TI specifies the minimum resistance based on driver current-sourcing capability; typical values range from 1kΩ to 10kΩ. Leaving OE floating may cause undefined output states and bus contention.

Can SN74LVC126ADE4 drive a 50pF load at 100MHz?

SN74LVC126ADE4 is characterized for 50pF loads in switching tests (e.g., t_pd, t_en, t_dis) and delivers 24mA drive strength at 3V, supporting clean edges into 50pF at frequencies up to 100MHz. However, signal integrity depends on PCB layout - proper termination, short traces, and ground return paths are essential to avoid ringing or overshoot.

What is the thermal resistance (R_θJA) of SN74LVC126ADE4 in SOIC package?

The SN74LVC126ADE4 in SOIC (D) package has a junction-to-ambient thermal resistance (R_θJA) of 127.8°C/W, measured per JESD51-7. This value assumes standard JEDEC 2-layer test board conditions. For real-world PCBs with internal ground planes and thermal vias, actual R_θJA may improve by 20–30%, enabling higher sustained power dissipation.

Is SN74LVC126ADE4 pin-compatible with older SN74LV126 variants?

No - SN74LVC126ADE4 is not pin-compatible with SN74LV126. While both are quad 3-state buffers, LV and LVC families differ in V_CC range (LV: 2.0–5.5V; LVC: 1.65–3.6V), input thresholds, and drive strength. Pin numbering matches, but electrical behavior and biasing requirements differ significantly; direct substitution may cause functional failure or reliability issues.

SN74LVC126ADE4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.65V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

SN74LVC126ADE4 FAQ

1.How can I place an order for SN74LVC126ADE4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LVC126ADE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LVC126ADE4 reliable?

The price and inventory of SN74LVC126ADE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC126ADE4 is usually 5 days.

3.What payment methods are accepted for SN74LVC126ADE4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC126ADE4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LVC126ADE4?

SN74LVC126ADE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LVC126ADE4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LVC126ADE4?

For technical support, including SN74LVC126ADE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC126ADE4 requirements.

6.How does Aetrix verify that SN74LVC126ADE4 is sourced from the original manufacturer or authorized distributors?

All SN74LVC126ADE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC126ADE4 meets industry standards.

7.What is the process for return or replacement of SN74LVC126ADE4?

All SN74LVC126ADE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC126ADE4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LVC126ADE4 part is unused and in its original packaging.

Return procedure for SN74LVC126ADE4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…