Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74LVC126ADG4

Name: SN74LVC126ADG4
Brand: Texas Instruments
SKU: SN74LVC126ADG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LVC126ADG4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74LVC126ADG4.pdf

Description:: IC BUF NON-INVERT 3.6V 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,451

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LVC126ADG4 from Texas Instruments is a quadruple bus buffer gate with independent 3-state outputs, designed for 1.65V–3.6V V_CC operation. It features 5.5V-tolerant inputs, 4.7ns max propagation delay at 3.3V, and operates across –40°C to +125°C - enabling use in mixed-voltage signal routing for consumer audio/video interfaces and industrial control backplanes.

For engineers reviewing the SN74LVC126ADG4 datasheet, SN74LVC126ADG4 pinout, SN74LVC126ADG4 application, or SN74LVC126ADG4 equivalent, key selection criteria include 3-state output timing (t_en/t_dis), input overvoltage tolerance, thermal performance in SOIC-14, and compatibility with 3.3V/5V logic translation in space-constrained PCB layouts.

Technical Context

The SN74LVC126ADG4 implements four independent non-inverting buffers, each controlled by a dedicated output-enable (OE) input. When OE is low, the corresponding Y output enters high-impedance state; when high, Y = A (positive logic). Its CMOS design supports rail-to-rail output swing (0 to V_CC) and exhibits balanced drive strength (±24 mA at 3V).

Input voltage tolerance up to 5.5V enables reliable down-translation from 5V systems into 3.3V domains without external level shifters. The device's latch-up immunity (>250 mA per JESD17) and robust ESD ratings (±2000V HBM, ±1500V CDM) support deployment in noisy, thermally demanding environments such as AV receivers and SSD controllers.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 3.6V - supports single-supply operation across LVC-family voltage rails including 1.8V, 2.5V, 3.3V logic domains.
Max Propagation Delay	4.7ns at V_CC = 3.3V - enables reliable operation in high-speed digital buses up to ~100 MHz.
Input Voltage Tolerance	Up to 5.5V - allows direct interfacing with legacy 5V logic without external translators or clamping diodes.
Output Drive Strength	±24 mA at V_CC = 3V - sufficient to drive multiple CMOS inputs or moderate capacitive loads (e.g., 50pF trace + IC inputs).
Operating Temperature	–40°C to +125°C - qualified for automotive infotainment, industrial SSDs, and telecom power management subsystems.
ESD Rating	±2000V HBM - meets standard handling requirements for automated assembly and field-replaceable modules.

Pinout & Package

SN74LVC126ADG4 uses a 14-pin SOIC (D) package measuring 8.65mm × 6.0mm (body: 8.65mm × 3.91mm), with exposed pad not present. Thermal resistance R_θJA = 127.8°C/W (JEDEC JESD51-7).

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-high output enable controls for each buffer; tie low via pulldown resistor during power-up to ensure Hi-Z state.
2, 5, 9, 12	1A, 2A, 3A, 4A	Buffer input terminals - accept 0–5.5V signals regardless of V_CC, enabling mixed-voltage system integration.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Tri-state output terminals - drive to V_CC or GND when enabled; present high-impedance when OE = low.
7	GND	Ground reference for all logic and I/O - must be low-impedance connection; unused inputs require termination to GND or V_CC.
14	V_CC	Primary power supply - bypass with 0.1µF ceramic capacitor placed adjacent to pin to suppress switching noise.

Key Features

Feature	Design Value
Independent 3-state control	Four separate OE pins allow selective disabling of individual buffers - critical for shared bus arbitration and dynamic load management.
5.5V-tolerant inputs	Eliminates need for external level-shifting circuitry when interfacing 5V microcontrollers or legacy peripherals with 3.3V FPGA I/O banks.
Low ground bounce / undershoot	Typical V_OLP < 0.8V and V_OHV > 2V at 3.3V - reduces signal integrity risk in high-speed, multi-load routing scenarios.
Wide temperature qualification	Specified from –40°C to +125°C - validated for under-hood automotive, industrial motor drives, and enterprise SSD controller boards.

Applications

AV Receiver Signal Routing	SSD Controller Interface Buffering
Use Scenario: Routing HDMI CEC, SPDIF, or I²C control signals between 5V tuner modules and 3.3V SoC subsystems. IC Role / Device Role / Timing Role: Level-translating bus buffer isolating voltage domains while preserving signal edge integrity and timing margins. Use Value: Enables direct 5V→3.3V signal handoff without added components, reducing BOM count and PCB area in compact AV chassis.	Use Scenario: Driving NAND flash command/address lines from a 3.3V SSD controller ASIC with tight setup/hold timing. IC Role / Device Role / Timing Role: High-drive, low-delay buffer ensuring clean signal edges into distributed capacitive loads across multi-die NAND packages. Use Value: Delivers 24 mA drive at 3V with 4.7ns t_pd, meeting JEDEC UFS/ONFI timing budgets for client and enterprise SSDs.
Industrial PLC Backplane Interface	Tablet Display Subsystem Isolation
Use Scenario: Isolating field I/O module data lanes from central processor backplane operating at different supply voltages. IC Role / Device Role / Timing Role: Quad-channel directional buffer with per-channel OE control supporting hot-swap and fault containment on modular I/O racks. Use Value: Independent OE pins allow dynamic channel disable during module insertion/removal, preventing bus contention and transient faults.	Use Scenario: Interfacing 5V display timing controller (TCON) outputs to 3.3V MIPI DSI receiver inputs in enterprise tablets. IC Role / Device Role / Timing Role: Voltage-tolerant signal conditioner providing clean clock/data forwarding with minimal jitter addition. Use Value: 5.5V input tolerance and sub-5ns propagation delay preserve pixel clock integrity and reduce display artifacts in high-resolution panels.

AV Receiver Signal Routing

SSD Controller Interface Buffering

Use Scenario: Routing HDMI CEC, SPDIF, or I²C control signals between 5V tuner modules and 3.3V SoC subsystems.

IC Role / Device Role / Timing Role: Level-translating bus buffer isolating voltage domains while preserving signal edge integrity and timing margins.

Use Value: Enables direct 5V→3.3V signal handoff without added components, reducing BOM count and PCB area in compact AV chassis.

Use Scenario: Driving NAND flash command/address lines from a 3.3V SSD controller ASIC with tight setup/hold timing.

IC Role / Device Role / Timing Role: High-drive, low-delay buffer ensuring clean signal edges into distributed capacitive loads across multi-die NAND packages.

Use Value: Delivers 24 mA drive at 3V with 4.7ns t_pd, meeting JEDEC UFS/ONFI timing budgets for client and enterprise SSDs.

Industrial PLC Backplane Interface

Tablet Display Subsystem Isolation

Use Scenario: Isolating field I/O module data lanes from central processor backplane operating at different supply voltages.

IC Role / Device Role / Timing Role: Quad-channel directional buffer with per-channel OE control supporting hot-swap and fault containment on modular I/O racks.

Use Value: Independent OE pins allow dynamic channel disable during module insertion/removal, preventing bus contention and transient faults.

Use Scenario: Interfacing 5V display timing controller (TCON) outputs to 3.3V MIPI DSI receiver inputs in enterprise tablets.

IC Role / Device Role / Timing Role: Voltage-tolerant signal conditioner providing clean clock/data forwarding with minimal jitter addition.

Use Value: 5.5V input tolerance and sub-5ns propagation delay preserve pixel clock integrity and reduce display artifacts in high-resolution panels.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC125ADG4	Inverting output logic (Y = NOT A); identical V_CC, timing, and packaging.	Requires logic inversion in signal path - unsuitable where polarity must be preserved (e.g., clock distribution).	Select only if system-level logic requires inversion; otherwise, SN74LVC126ADG4 maintains signal polarity.
74LVC126PW,118 (Nexperia)	Same function and pinout; rated –40°C to +125°C, but t_pd = 5.2ns (max) at 3.3V - 0.5ns slower than TI part.	Suitable for cost-sensitive consumer designs where 0.5ns margin is acceptable; not recommended for timing-critical SSD or telecom links.	Prefer SN74LVC126ADG4 when guaranteed 4.7ns t_pd is required; use Nexperia variant for secondary sourcing where timing slack exists.

Compared with SN74LVC125ADG4, SN74LVC126ADG4 preserves signal polarity essential for clock/data forwarding; versus Nexperia 74LVC126PW,118, it delivers tighter 4.7ns max propagation delay critical for high-speed interface timing closure in SSD and AV systems.

Availability

SN74LVC126ADG4 is available at Aetrix Electronics and suitable for AV receivers, solid-state drives (SSDs), and industrial PLC backplanes requiring stable component supply, long-term lifecycle support, and RoHS-compliant SOIC packaging.

Supply support for SN74LVC126ADG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.

The SN74LVC126ADG4 belongs to TI's LVC (Low-Voltage CMOS) logic family, engineered for robust mixed-voltage interfacing, low-power operation, and high-noise immunity in space- and thermal-constrained embedded systems.

FAQ

What is the maximum operating voltage for SN74LVC126ADG4 inputs?

The SN74LVC126ADG4 inputs tolerate up to 5.5V regardless of V_CC level - a key feature enabling direct connection to 5V logic sources without external protection. This specification is verified across the full –40°C to +125°C temperature range and applies to all four input pins (1A, 2A, 3A, 4A) of the SN74LVC126ADG4.

Does SN74LVC126ADG4 support hot-swap or live-insertion applications?

Yes - the SN74LVC126ADG4 supports hot-swap operation through its independent 3-state outputs. By asserting OE low before power application, each buffer output remains in high-impedance state during insertion. The SN74LVC126ADG4's latch-up immunity (>250 mA) and ESD robustness (±2000V HBM) further enhance reliability in modular backplane systems.

What is the recommended bypass capacitor for SN74LVC126ADG4?

A 0.1 µF ceramic capacitor is recommended directly adjacent to the V_CC pin (pin 14) of the SN74LVC126ADG4 to suppress high-frequency switching noise. For systems with multiple power domains or stringent EMI requirements, paralleling a 1 µF tantalum or X7R MLCC improves low-frequency decoupling - consistent with TI's layout guidance for SOIC-packaged LVC devices.

Can SN74LVC126ADG4 drive a 50pF load at 100 MHz?

The SN74LVC126ADG4 is characterized for 50pF loads in timing tests (per Figure 6-1), with t_pd = 4.7ns max at 3.3V - implying usable bandwidth beyond 100 MHz for short traces. However, signal integrity depends on PCB routing; TI recommends controlled-impedance traces and termination for sustained 100 MHz operation. The SN74LVC126ADG4's 24 mA drive strength supports this frequency under typical board conditions.

How should unused inputs be handled on SN74LVC126ADG4?

All unused inputs on the SN74LVC126ADG4 - including unconnected A or OE pins - must be tied to either V_CC or GND to prevent floating states that cause increased ICC, noise coupling, or erratic output behavior. TI explicitly mandates this in Section 8.4.1; leaving any input unconnected violates the SN74LVC126ADG4's recommended operating conditions and may compromise reliability.

SN74LVC126ADG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.65V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

SN74LVC126ADG4 FAQ

1.How can I place an order for SN74LVC126ADG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LVC126ADG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LVC126ADG4 reliable?

The price and inventory of SN74LVC126ADG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC126ADG4 is usually 5 days.

3.What payment methods are accepted for SN74LVC126ADG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC126ADG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LVC126ADG4?

SN74LVC126ADG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LVC126ADG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LVC126ADG4?

For technical support, including SN74LVC126ADG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC126ADG4 requirements.

6.How does Aetrix verify that SN74LVC126ADG4 is sourced from the original manufacturer or authorized distributors?

All SN74LVC126ADG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC126ADG4 meets industry standards.

7.What is the process for return or replacement of SN74LVC126ADG4?

All SN74LVC126ADG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC126ADG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LVC126ADG4 part is unused and in its original packaging.

Return procedure for SN74LVC126ADG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…