Texas Instruments SN74LVC126ADGVRE4
- Part No.:
- SN74LVC126ADGVRE4
- Manufacturer:
- Texas Instruments
- Package:
- 14-TFSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74LVC126ADGVRE4.pdf
- Description:
- IC BUF NON-INVERT 3.6V 14TVSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,869
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC126ADGVRE4 from Texas Instruments is a quadruple 3-state bus buffer gate operating from 1.65 V to 3.6 V, featuring 5.5 V-tolerant inputs, 4.7 ns max propagation delay at 3.3 V, and –40°C to +125°C temperature range. It serves as a level-translating buffer in mixed-voltage digital interfaces such as SSD controller buses and audio subsystem interconnects.
For engineers reviewing the SN74LVC126ADGVRE4 datasheet, SN74LVC126ADGVRE4 pinout, SN74LVC126ADGVRE4 application, or SN74LVC126ADGVRE4 equivalent, key selection criteria include 3-state output control timing (ten/tdis), input overvoltage tolerance, drive strength (±24 mA at 3 V), and thermal performance in TVSOP-14 packaging for high-density PCB layouts.
Technical Context
The SN74LVC126ADGVRE4 implements four independent non-inverting buffers, each with dedicated active-low output-enable (OE) control. Its CMOS design supports rail-to-rail output swing (VOL ≤ 0.8 V, VOH ≥ VCC – 0.3 V) and operates reliably across 1.65–3.6 V supply while accepting 0–5.5 V input signals - enabling down-translation from 5 V logic to 3.3 V or 1.8 V domains.
Each buffer exhibits matched rise/fall times (<1 ns/V input transition rate), low dynamic power (Cpd = 4 pF at 3.3 V, outputs enabled), and robust ESD protection (±2000 V HBM). The device enters high-impedance state when OE is low, with pulldown resistor guidance provided for safe power-up sequencing in systems lacking controlled reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 3.6 V - enables direct integration into 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Input Voltage Tolerance | 0 V to 5.5 V - allows interfacing with legacy 5 V microcontrollers or FPGAs while powered from lower VCC. |
| tpd (Max) | 4.7 ns at VCC = 3.3 V - supports reliable operation up to ~100 MHz clock/data rates in buffered paths. |
| IOL / IOH (Max) | ±24 mA at VCC = 3 V - drives 10+ LVC inputs or short traces without external buffering. |
| Operating Temperature | –40°C to +125°C - qualified for automotive infotainment, industrial SSDs, and telecom power management. |
| ESD Rating | ±2000 V HBM - meets JEDEC JS-001 for robust handling in automated assembly and field-replaceable modules. |
| Package | TVSOP-14 (DGV), 3.6 mm × 6.4 mm body - surface-mount footprint optimized for space-constrained consumer electronics. |
Pinout & Package
SN74LVC126ADGVRE4 uses the TVSOP-14 (DGV) package: 3.60 mm × 6.40 mm body size, 14-pin surface-mount, lead-free NiPdAu finish, moisture sensitivity level (MSL) 1, peak reflow 260°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | 1OE, 2OE, 3OE, 4OE | Active-low enable inputs - each controls one buffer's output impedance independently; must be pulled low via resistor during power-up to avoid bus contention. |
| 2, 5, 9, 12 | 1A, 2A, 3A, 4A | Buffer input terminals - accept 0–5.5 V signals regardless of VCC, enabling mixed-voltage system translation. |
| 3, 6, 8, 11 | 1Y, 2Y, 3Y, 4Y | Non-inverting buffered outputs - tri-state capable, driven to VCC or GND when enabled, high-Z when OE = high. |
| 7 | GND | Ground reference - all internal logic and I/O referenced to this pin; requires low-inductance PCB connection. |
| 14 | VCC | Power supply - supplies core logic and output drivers; requires local 0.1 µF bypass capacitor placed adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| 5.5 V-tolerant inputs | Enables direct interface with 5 V legacy peripherals without external voltage translators or resistive dividers. |
| Independent 3-state control per channel | Allows selective isolation of individual data lines in multi-drop buses (e.g., memory address latching or display interface sharing). |
| Low ground bounce (VOLP < 0.8 V) | Maintains signal integrity under fast switching into capacitive loads, reducing noise coupling into analog sections. |
| High-impedance output on power-down | Prevents back-driving of upstream logic during brown-out or hot-swap events when OE is tied to GND via pulldown. |
| Wide temperature qualification | Validated from –40°C to +125°C - suitable for under-hood automotive modules and industrial SSD controllers. |
Applications
| SSD Controller Interface | Audio Subsystem Bus Isolation |
|---|---|
Use Scenario: Buffering command/address signals between NAND flash controller and multiple NAND packages in client SSDs. IC Role / Device Role / Timing Role: Level-translating, direction-controlled bus buffer isolating shared data lines during page programming or read operations. Use Value: Prevents signal degradation across long PCB traces while supporting 1.8 V/3.3 V mixed signaling required by JEDEC ONFI standards. |
Use Scenario: Isolating I²S or SPDIF data paths between baseband processor and audio codec in portable media players. IC Role / Device Role / Timing Role: Non-inverting 3-state buffer enabling time-multiplexed access to shared audio serial bus by multiple sources. Use Value: Eliminates need for discrete MOSFET switches; maintains <4.7 ns propagation delay to preserve jitter-sensitive audio timing. |
| Industrial Display Timing Control | Automotive Infotainment Data Routing |
Use Scenario: Driving LVDS transmitter enable lines and pixel clock distribution in medical-grade LCD panels. IC Role / Device Role / Timing Role: Synchronized 3-state gate controlling clock fanout to multiple timing ICs with precise edge alignment. Use Value: Delivers ±24 mA drive at 3.3 V to overcome trace capacitance without added slew-rate limiting components. |
Use Scenario: Interfacing MCU GPIOs to CAN transceiver control pins and sensor ADC interfaces in head unit designs. IC Role / Device Role / Timing Role: Voltage-tolerant buffer translating 5 V sensor alerts or 3.3 V MCU commands across isolated domains. Use Value: Supports ASIL-B functional safety requirements via guaranteed operation at –40°C to +125°C and latch-up immunity >250 mA. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC125ADGVRE4 | Quad buffer with active-high OE (vs. active-low OE in SN74LVC126ADGVRE4); identical electrical specs and pinout. | Requires inverted OE logic in host firmware or external inverter; otherwise drop-in compatible in new designs where OE polarity is flexible. | Select SN74LVC125ADGVRE4 only if system-level OE control is active-high; verify OE signal polarity before substitution. |
| 74LVC126PW,118 (Nexperia) | Same function and pinout; rated for –40°C to +125°C but with higher max tpd (5.5 ns at 3.3 V) and lower IOL (±24 mA vs. ±32 mA in Nexperia variant). | Suitable for cost-sensitive consumer applications where 0.8 ns timing margin is acceptable; not recommended for high-speed SSD timing paths. | Use 74LVC126PW,118 for non-critical buffering where TI's tighter tpd spec is unnecessary and RoHS compliance is verified. |
Compared with SN74LVC125ADGVRE4, the SN74LVC126ADGVRE4 offers native active-low OE control simplifying direct MCU GPIO connection; versus 74LVC126PW,118, it delivers faster timing and broader temperature validation critical for automotive and industrial SSD use cases.
Availability
SN74LVC126ADGVRE4 is available at Aetrix Electronics and suitable for SSD controller interfaces, audio subsystem isolation, industrial display timing control, and automotive infotainment data routing requiring stable component supply across extended temperature ranges.
Supply support for SN74LVC126ADGVRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of expertise in high-reliability interface ICs.
The SN74LVC126A family was designed for robust, low-voltage bus buffering in mixed-signal systems - targeting applications demanding voltage translation, noise immunity, and extended temperature operation without external support circuitry.
FAQ
What is the maximum input voltage rating for SN74LVC126ADGVRE4?
The SN74LVC126ADGVRE4 supports input voltages from 0 V to 5.5 V, independent of VCC level. This allows direct interfacing with 5 V logic devices even when powered from 1.65 V to 3.6 V supplies - a key feature enabling voltage translation in mixed-domain systems without external components.
Does SN74LVC126ADGVRE4 require external pull-down resistors on OE pins?
Yes - to ensure outputs remain in high-impedance state during power-up or power-down, each OE pin of SN74LVC126ADGVRE4 must be tied to GND through a pulldown resistor. The minimum resistance value depends on the current-sourcing capability of the driving source, typically 10 kΩ for standard GPIOs.
What is the typical propagation delay of SN74LVC126ADGVRE4 at 3.3 V?
The typical propagation delay (tpd) of SN74LVC126ADGVRE4 is 2.5 ns at VCC = 3.3 V and TA = 25°C, with a maximum of 4.7 ns across –40°C to +125°C. This ensures reliable timing margins in high-speed digital interfaces such as SSD command buses and audio serial links.
Can SN74LVC126ADGVRE4 drive multiple LVC inputs simultaneously?
Yes - SN74LVC126ADGVRE4 can drive up to 10 LVC1Gxx inputs (Ci ≈ 4.5 pF) at 3.3 V while maintaining specified VOL/VOH levels and tpd. Its ±24 mA output drive capability supports fanout into moderately capacitive loads without signal degradation or excessive rise/fall time distortion.
Is SN74LVC126ADGVRE4 pin-compatible with other LVC126 variants in TVSOP-14?
Yes - SN74LVC126ADGVRE4 shares identical pinout and footprint with all SN74LVC126x DGV variants (e.g., SN74LVC126ADR, SN74LVC126APWR), including same VCC, GND, OE, A, and Y terminal assignments. Mechanical compatibility enables direct replacement within the same package variant group.
SN74LVC126ADGVRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 14-TFSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 1.65V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TVSOP
SN74LVC126ADGVRE4 FAQ
1.How can I place an order for SN74LVC126ADGVRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC126ADGVRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC126ADGVRE4 reliable?
The price and inventory of SN74LVC126ADGVRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC126ADGVRE4 is usually 5 days.
3.What payment methods are accepted for SN74LVC126ADGVRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC126ADGVRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC126ADGVRE4?
SN74LVC126ADGVRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC126ADGVRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC126ADGVRE4?
For technical support, including SN74LVC126ADGVRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC126ADGVRE4 requirements.
6.How does Aetrix verify that SN74LVC126ADGVRE4 is sourced from the original manufacturer or authorized distributors?
All SN74LVC126ADGVRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC126ADGVRE4 meets industry standards.
7.What is the process for return or replacement of SN74LVC126ADGVRE4?
All SN74LVC126ADGVRE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC126ADGVRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC126ADGVRE4 part is unused and in its original packaging.
Return procedure for SN74LVC126ADGVRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC126ADGVRE4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

