Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74LVC126APWG4

Name: SN74LVC126APWG4
Brand: Texas Instruments
SKU: SN74LVC126APWG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LVC126APWG4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: SN74LVC126APWG4.pdf

Description:: IC BUF NON-INVERT 3.6V 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,460

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LVC126APWG4 from Texas Instruments is a quadruple 3-state bus buffer gate operating from 1.65V to 3.6V V_CC, featuring 5.5V-tolerant inputs, 4.7ns max propagation delay at 3.3V, and –40°C to +125°C temperature range. It serves as a level-translating buffer in mixed-voltage digital interfaces, enabling signal integrity between 3.3V logic and legacy 5V systems in compact consumer electronics.

For engineers reviewing the SN74LVC126APWG4 datasheet, SN74LVC126APWG4 pinout, SN74LVC126APWG4 application, or SN74LVC126APWG4 equivalent, key selection criteria include 3-state output control timing (t_en/t_dis), input overvoltage tolerance, thermal performance in TSSOP-14, and compatibility with high-speed digital buses requiring low ground bounce (<0.8V) and undershoot suppression (>2V).

Technical Context

The SN74LVC126APWG4 implements four independent CMOS buffer channels, each with dedicated output-enable (OE) control and true non-inverting logic (Y = A). Its 3-state outputs support bus sharing in multi-driver systems, with OE-driven high-impedance state activated on low logic level.

Designed for mixed-voltage environments, it accepts 5.5V inputs while powered from 1.65–3.6V V_CC, functioning as a down-translator without external level-shifting circuitry. The device meets JESD 17 latch-up immunity (>250mA) and supports 24mA output drive at 3V, enabling fanout to multiple CMOS loads.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 3.6V - Enables operation across modern low-voltage I/O domains including 1.8V, 2.5V, and 3.3V systems.
Input Voltage Tolerance	Up to 5.5V - Allows direct interfacing with 5V peripherals without external clamping or translation.
Max Propagation Delay	4.7ns at 3.3V - Supports reliable data transfer up to ~100MHz clock rates in buffered signal paths.
Output Drive Strength	±24mA at V_CC = 3V - Sufficient to drive multiple 74LVC inputs or moderate capacitive loads (≤30pF).
Operating Temperature	–40°C to +125°C - Qualified for automotive infotainment, industrial SSD controllers, and extended-temperature consumer devices.
ESD Rating	HBM ±2000V - Meets standard handling requirements for automated assembly and field-replaceable modules.

Pinout & Package

TSSOP-14 (PW) package: 5.00mm × 4.40mm body size, 14-pin surface-mount with exposed thermal pad connected to GND for enhanced thermal dissipation.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-low enable inputs - Each controls one buffer's output impedance independently; must be pulled low via resistor during power-up/down to ensure Hi-Z state.
2, 5, 9, 12	1A, 2A, 3A, 4A	Buffer input terminals - Accept 5.5V-tolerant signals regardless of V_CC; compatible with 3.3V/5V logic families.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Non-inverting buffered outputs - Tri-state capable; high-drive (±24mA) with controlled edge rates to minimize ringing on PCB traces.
7	GND	Ground reference - Must connect to PCB ground plane; thermal pad also tied to GND for thermal management.
14	V_CC	Power supply - Requires local 0.1µF bypass capacitor placed adjacent to pin to suppress switching noise.

Key Features

Feature	Design Value
5.5V-tolerant inputs	Enables seamless integration into mixed-voltage systems without external level shifters or voltage dividers.
Low ground bounce (V_OLP < 0.8V)	Reduces noise coupling into shared ground planes, critical for audio/video subsystems and high-density layouts.
Controlled output undershoot (V_OHV > 2V)	Maintains signal integrity during fast transitions, preventing false triggering in downstream receivers.
High-impedance state assurance	OE pulldown requirement ensures predictable bus release during power sequencing, avoiding contention faults.
Latch-up immunity >250mA	Guarantees robustness against transient overcurrent events in noisy industrial or automotive environments.

Applications

Audio Dock Interface	SSD Controller Bus Buffer
Use Scenario: Signal buffering between portable audio source (5V USB audio interface) and 3.3V SoC in compact docking station. IC Role / Device Role / Timing Role: Level-translating bus buffer isolating voltage domains while preserving signal timing integrity. Use Value: Eliminates need for discrete level shifters; 4.7ns t_pd ensures sub-cycle latency for real-time audio streaming.	Use Scenario: Isolating NAND flash command/address lines from host controller in client SSD module. IC Role / Device Role / Timing Role: High-drive 3-state buffer enabling shared bus arbitration between controller and flash die. Use Value: ±24mA drive supports long trace runs and multiple flash chips; 125°C rating matches SSD thermal envelope.
Smart TV HDMI CEC Channel	Industrial HMI Display Interface
Use Scenario: Buffering low-speed CEC control signals between 5V microcontroller and 3.3V HDMI PHY in LCD TV mainboard. IC Role / Device Role / Timing Role: Voltage-tolerant signal conditioner ensuring reliable CEC command transmission across voltage boundaries. Use Value: 5.5V input tolerance prevents damage from 5V CEC line transients; –40°C to 125°C range covers full TV operating envelope.	Use Scenario: Interfacing ARM-based HMI processor (3.3V I/O) with legacy 5V display controller in factory automation panel. IC Role / Device Role / Timing Role: Bidirectional-capable buffer (via OE control) managing data flow direction on shared parallel display bus. Use Value: Independent OE pins allow precise timing control of bus turn-around; low t_dis (5.8ns max) minimizes dead time.

Audio Dock Interface

SSD Controller Bus Buffer

Use Scenario: Signal buffering between portable audio source (5V USB audio interface) and 3.3V SoC in compact docking station.

IC Role / Device Role / Timing Role: Level-translating bus buffer isolating voltage domains while preserving signal timing integrity.

Use Value: Eliminates need for discrete level shifters; 4.7ns t_pd ensures sub-cycle latency for real-time audio streaming.

Use Scenario: Isolating NAND flash command/address lines from host controller in client SSD module.

IC Role / Device Role / Timing Role: High-drive 3-state buffer enabling shared bus arbitration between controller and flash die.

Use Value: ±24mA drive supports long trace runs and multiple flash chips; 125°C rating matches SSD thermal envelope.

Smart TV HDMI CEC Channel

Industrial HMI Display Interface

Use Scenario: Buffering low-speed CEC control signals between 5V microcontroller and 3.3V HDMI PHY in LCD TV mainboard.

IC Role / Device Role / Timing Role: Voltage-tolerant signal conditioner ensuring reliable CEC command transmission across voltage boundaries.

Use Value: 5.5V input tolerance prevents damage from 5V CEC line transients; –40°C to 125°C range covers full TV operating envelope.

Use Scenario: Interfacing ARM-based HMI processor (3.3V I/O) with legacy 5V display controller in factory automation panel.

IC Role / Device Role / Timing Role: Bidirectional-capable buffer (via OE control) managing data flow direction on shared parallel display bus.

Use Value: Independent OE pins allow precise timing control of bus turn-around; low t_dis (5.8ns max) minimizes dead time.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC125APWG4	Quad buffer with active-high OE (vs. active-low OE in SN74LVC126APWG4); identical electrical specs otherwise.	Requires inverted OE logic in system firmware/hardware; unsuitable where OE polarity is fixed by upstream controller.	Select when OE signal path is active-high or when consolidating BOM with existing SN74LVC125A designs.
74LVC126PW,118 (Nexperia)	Functionally identical quad 3-state buffer; same 1.65–3.6V V_CC, 5.5V-tolerant inputs, and TSSOP-14 package.	Pinout and marking differ slightly; validated for industrial temp range but lacks TI's extended automotive qualification documentation.	Preferred for cost-sensitive industrial designs where full AEC-Q100 alignment is not required.

Compared with SN74LVC126APWG4, SN74LVC125APWG4 requires OE inversion in control logic, while 74LVC126PW,118 offers equivalent functionality with alternate supply-chain sourcing-both retain the same 4.7ns propagation delay, 24mA drive, and 5.5V input tolerance critical for mixed-voltage buffering.

Availability

SN74LVC126APWG4 is available at Aetrix Electronics and suitable for audio docks, solid-state drives, smart TVs, and industrial HMIs requiring stable component supply across extended temperature ranges and mixed-voltage signal routing.

Supply support for SN74LVC126APWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in high-reliability components.

The SN74LVC126A product line delivers robust, low-voltage CMOS bus buffers optimized for voltage translation and signal integrity in space-constrained consumer and industrial electronics.

FAQ

What is the maximum input voltage the SN74LVC126APWG4 can tolerate?

The SN74LVC126APWG4 supports input voltages up to 5.5V regardless of V_CC level, enabling direct connection to 5V logic sources while powered from 1.65–3.6V. This overvoltage tolerance eliminates external protection diodes in mixed-voltage interfaces and is verified per absolute maximum ratings in the official TI datasheet SCAS339U.

Does the SN74LVC126APWG4 require external pull-down resistors on OE pins?

Yes - to guarantee high-impedance output during power-up and power-down sequences, each OE pin of the SN74LVC126APWG4 must be tied to GND through a pulldown resistor. The minimum resistance value depends on the current-sourcing capability of the driving source, as specified in TI's application guidance for safe 3-state initialization.

What is the typical propagation delay of the SN74LVC126APWG4 at 3.3V?

The SN74LVC126APWG4 exhibits a typical propagation delay of 2.5ns and a maximum of 4.5ns at V_CC = 3.3V ± 0.3V and T_A = 25°C. At full industrial temperature range (–40°C to +125°C), the max t_pd increases to 6.0ns, supporting reliable operation in high-speed digital paths up to ~100MHz.

Can the SN74LVC126APWG4 drive multiple LVC inputs simultaneously?

Yes - the SN74LVC126APWG4 provides ±24mA output drive at 3V, sufficient to drive ≥10 standard 74LVC inputs (each ~1µA I_IH/I_IL) or several higher-capacitance loads. Its 7pF output capacitance and controlled edge rates minimize signal degradation, making it suitable for fanout in compact PCB layouts.

Is the SN74LVC126APWG4 RoHS-compliant and lead-free?

Yes - the SN74LVC126APWG4 is RoHS-compliant with lead-free NIPDAU (Nickel/Palladium/Gold) terminal finish and complies with JEDEC Level-1 moisture sensitivity standards. Its packaging uses halogen-free molding compound and meets TI's environmental compliance requirements per the official orderable part documentation.

SN74LVC126APWG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.65V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

SN74LVC126APWG4 FAQ

1.How can I place an order for SN74LVC126APWG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LVC126APWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LVC126APWG4 reliable?

The price and inventory of SN74LVC126APWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC126APWG4 is usually 5 days.

3.What payment methods are accepted for SN74LVC126APWG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC126APWG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LVC126APWG4?

SN74LVC126APWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LVC126APWG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LVC126APWG4?

For technical support, including SN74LVC126APWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC126APWG4 requirements.

6.How does Aetrix verify that SN74LVC126APWG4 is sourced from the original manufacturer or authorized distributors?

All SN74LVC126APWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC126APWG4 meets industry standards.

7.What is the process for return or replacement of SN74LVC126APWG4?

All SN74LVC126APWG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC126APWG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LVC126APWG4 part is unused and in its original packaging.

Return procedure for SN74LVC126APWG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…