Texas Instruments SN74LVC157ARGYR
- Part No.:
- SN74LVC157ARGYR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
SN74LVC157ARGYR.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC157ARGYR from Texas Instruments is a quadruple 2-line to 1-line data selector/multiplexer IC operating from 1.65V to 3.6V, featuring 16-pin VQFN (RGY) packaging, 5.2ns max propagation delay at 3.3V, 5.5V-tolerant inputs, and –40°C to +85°C industrial temperature range. It serves as a logic-level multiplexing solution in bus routing, signal path selection, and data consolidation circuits.
For engineers reviewing the SN74LVC157ARGYR datasheet, SN74LVC157ARGYR pinout, SN74LVC157ARGYR application, or SN74LVC157ARGYR equivalent, key selection criteria include its 5.5V input tolerance enabling mixed-voltage interfacing, low-voltage operation down to 1.65V for power-sensitive designs, and VQFN thermal performance with RθJA = 87.1°C/W - critical for compact, thermally constrained PCB layouts.
Technical Context
The SN74LVC157ARGYR implements four independent 2:1 multiplexers sharing a common active-low strobe (G) and address select (A/B) control. When G is high, all outputs (1Y–4Y) are forced low; when G is low, each Y output reflects the selected input (A or B) per channel based on A/B state. This enables synchronous 4-bit word routing without internal latching or clocking.
Its CMOS design supports 5.5V-tolerant inputs while operating from 1.65V–3.6V VCC, allowing direct interface between 3.3V logic and legacy 5V peripherals. Output drive strength is ±24mA at 3V, with guaranteed VOL ≤ 0.6V and VOH ≥ 2.2V under full load - ensuring robust noise margins in noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65V to 3.6V - enables compatibility with modern low-power microcontrollers and FPGAs while maintaining interoperability with 3.3V I/O standards. |
| Max Propagation Delay | 5.2ns at VCC = 3.3V - supports high-speed data routing in real-time digital systems with sub-10ns timing budgets. |
| Input Voltage Tolerance | Up to 5.5V - allows direct connection to 5V logic without level-shifting circuitry, reducing BOM count and board space. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade applications including motor control, PLC I/O modules, and instrumentation. |
| Output Drive Strength | ±24mA at VCC = 3V - sufficient to drive multiple LVC/LVT inputs or small capacitive loads without external buffers. |
| Junction-to-Ambient θJA | 87.1°C/W (RGY package) - enables thermal management in dense layouts using standard PCB copper pours without forced air. |
| ESD Rating (HBM) | ±2000V - meets JEDEC JESD22-A114A, supporting reliable handling and assembly in standard manufacturing environments. |
Pinout & Package
VQFN-16 (RGY) package, 4mm × 3.5mm body size, exposed thermal pad (recommended connected to GND), 0.5mm pitch, RoHS-compliant NIPDAU finish, MSL Level-2 (260°C, 1 year).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A/B) | Address select input | Global control determining whether A or B inputs are routed to outputs across all four channels. |
| 2 (1A), 3 (1B), 4 (1Y) | Channel 1 data inputs / output | First 2:1 mux pair: selects 1A or 1B → drives 1Y; electrically isolated from other channels. |
| 5 (2A), 6 (2B), 7 (2Y) | Channel 2 data inputs / output | Second independent 2:1 mux; identical timing and drive characteristics to Channel 1. |
| 8 (GND) | Ground reference | Primary return path for all signals and power; must be low-impedance for stable switching and noise immunity. |
| 9 (3Y), 10 (3B), 11 (3A) | Channel 3 data output / inputs | Third 2:1 mux; 3Y is true (non-inverted) output of selected 3A/3B input. |
| 12 (4Y), 13 (4B), 14 (4A) | Channel 4 data output / inputs | Fourth independent 2:1 mux; supports full 4-bit parallel data selection. |
| 15 (G) | Active-low output strobe | Global enable: G = HIGH forces all outputs LOW; G = LOW enables normal multiplexing function. |
| 16 (VCC) | Positive supply | Single supply rail powering all logic; requires local 0.1µF bypass capacitor adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| 5.5V-tolerant inputs | Enables seamless integration into mixed-voltage systems (e.g., 3.3V FPGA controlling 5V sensors) without external level shifters. |
| Low-voltage operation (1.65V) | Supports battery-powered or energy-harvesting applications where supply headroom is limited, while maintaining full functionality. |
| Sub-6ns propagation delay | Meets timing-critical requirements in high-throughput data acquisition and real-time control loops with minimal latency. |
| High noise immunity | Guaranteed VIH ≥ 2.0V and VIL ≤ 0.8V at 3.3V ensures reliable operation in electrically noisy industrial environments. |
| VQFN thermal performance | RθJA = 87.1°C/W allows sustained operation at full drive strength in compact enclosures without heatsinks or airflow. |
Applications
| Industrial Bus Multiplexing | Microcontroller Peripheral Sharing |
|---|---|
|
Use Scenario: Selecting between two sensor data streams (e.g., temperature and pressure) before feeding into a single ADC input on an industrial PLC. IC Role / Device Role / Timing Role: Quad 2:1 data selector routing analog front-end signals under microcontroller GPIO control. Use Value: Reduces component count by eliminating dual ADC channels or external analog switches, while preserving signal integrity via rail-to-rail CMOS switching. |
Use Scenario: Sharing one UART interface between two external modems (cellular and LoRaWAN) in a remote telemetry node. IC Role / Device Role / Timing Role: Logic-level signal router enabling time-division access to shared serial peripheral resources. Use Value: Avoids UART duplication in resource-constrained MCUs; 5.5V-tolerant inputs tolerate modem-level voltage variations without protection diodes. |
| FPGA I/O Expansion | Digital Test Equipment Signal Routing |
|
Use Scenario: Expanding limited FPGA I/O pins to support multiple configuration modes (JTAG, SPI flash, debug UART) on a single board. IC Role / Device Role / Timing Role: Configurable data path selector controlled by FPGA mode pins to route signals dynamically. Use Value: Enables multi-function hardware reuse without redesign; sub-6ns delay preserves setup/hold timing for high-speed interfaces like SPI. |
Use Scenario: Automated test fixture routing DUT signals (clock, data, enable) between multiple instrument channels (oscilloscope, logic analyzer, pattern generator). IC Role / Device Role / Timing Role: Precision-controlled signal path switcher synchronized to test sequencer GPIOs. Use Value: Eliminates manual patch cables and relay-based switching; ±24mA drive supports driving multiple instrument inputs simultaneously. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC157ADBR | SSOP-16 package (6.2mm × 7.8mm), RθJA = 82°C/W, same electrical specs and pinout. | Better thermal performance but larger footprint; suited for through-hole prototyping or legacy SSOP-compatible boards. | Select when board layout accommodates larger package and thermal margin is prioritized over size. |
| SN74LV157ADR | LV family (1.65V–5.5V VCC), higher propagation delay (max 7.5ns @ 3.3V), same pinout and logic function. | Broader supply range enables direct 5V operation but sacrifices speed; lower drive strength (±12mA). | Choose only if system operates at 5V or requires extended VCC range beyond 3.6V, accepting reduced timing margin. |
Compared with SN74LVC157ADBR and SN74LV157ADR, the SN74LVC157ARGYR delivers optimal balance of miniaturization (4mm × 3.5mm VQFN), thermal efficiency (87.1°C/W), and speed (5.2ns), making it ideal for space-constrained industrial controllers where 3.3V operation dominates.
Availability
SN74LVC157ARGYR is available at Aetrix Electronics and suitable for industrial automation, embedded test equipment, and IoT edge node designs requiring stable component supply, long-term manufacturability, and RoHS-compliant packaging.
Supply support for SN74LVC157ARGYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in logic IC design and industrial-grade qualification.
The SN74LVC157ARGYR belongs to TI's LVC (Low-Voltage CMOS) logic family, engineered for high-speed, low-power, mixed-voltage interfacing in industrial, automotive, and communications infrastructure applications.
FAQ
What is the maximum operating frequency supported by the SN74LVC157ARGYR?
The SN74LVC157ARGYR does not specify a maximum clock frequency because it is a combinational logic device without internal clocking. Its usable data rate is determined by propagation delay (5.2ns max at 3.3V) and system timing margins. For clean 2:1 selection of signals up to ~100MHz, proper PCB layout and load capacitance control are essential. The SN74LVC157ARGYR remains functional across its full 1.65V–3.6V supply range.
Can the SN74LVC157ARGYR interface directly with 5V logic outputs?
Yes - the SN74LVC157ARGYR features 5.5V-tolerant inputs, meaning it safely accepts 0–5.5V signals regardless of VCC voltage (1.65V–3.6V). This allows direct connection to 5V microcontrollers, sensors, or legacy peripherals without level-shifting circuitry. Outputs remain CMOS-compatible with the VCC rail, so external pull-ups or translators may be needed for 5V-receiving devices.
Is the thermal pad on the SN74LVC157ARGYR package required to be connected?
The exposed thermal pad on the SN74LVC157ARGYR (RGY package) is recommended to be soldered to a GND plane for optimal thermal performance (RθJA = 87.1°C/W). Leaving it floating increases junction temperature and may reduce reliability under sustained load. TI documentation states it may be left floating only if thermal constraints permit - but for industrial applications, grounding is strongly advised.
Does the SN74LVC157ARGYR support partial power-down or I/O isolation when unused?
No - the SN74LVC157ARGYR has no power-down mode or I/O isolation feature. All inputs must be actively driven (to VCC or GND) to prevent floating states that cause excessive ICC or undefined outputs. Unused inputs should be tied off; outputs may float when disabled by G = HIGH, but this is not a formal high-impedance state. The SN74LVC157ARGYR relies on external control for safe idle behavior.
How does the strobe (G) pin affect output behavior in the SN74LVC157ARGYR?
The G pin is an active-low output enable/strobe: when G = HIGH, all four outputs (1Y–4Y) are forced LOW regardless of A/B or input states; when G = LOW, the device performs normal 2:1 multiplexing per channel. This provides synchronous blanking capability - useful for glitch-free bus arbitration or transient suppression during mode transitions in the SN74LVC157ARGYR.
SN74LVC157ARGYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 24mA, 24mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-VQFN (4x3.5)
SN74LVC157ARGYR FAQ
1.How can I place an order for SN74LVC157ARGYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC157ARGYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC157ARGYR reliable?
The price and inventory of SN74LVC157ARGYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC157ARGYR is usually 5 days.
3.What payment methods are accepted for SN74LVC157ARGYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC157ARGYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC157ARGYR?
SN74LVC157ARGYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC157ARGYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC157ARGYR?
For technical support, including SN74LVC157ARGYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC157ARGYR requirements.
6.How does Aetrix verify that SN74LVC157ARGYR is sourced from the original manufacturer or authorized distributors?
All SN74LVC157ARGYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC157ARGYR meets industry standards.
7.What is the process for return or replacement of SN74LVC157ARGYR?
All SN74LVC157ARGYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC157ARGYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC157ARGYR part is unused and in its original packaging.
Return procedure for SN74LVC157ARGYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC157ARGYR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
