Texas Instruments SN74LVC1G126DCKR
- Part No.:
- SN74LVC1G126DCKR
- Manufacturer:
- Texas Instruments
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
SN74LVC1G126DCKR.pdf
- Description:
- IC BUF NON-INVERT 5.5V SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:25,248
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC1G126DCKR from Texas Instruments is a single 3-state bus buffer gate used for signal isolation and bidirectional bus control in low-voltage digital systems. It operates from 1.65V to 5.5V, supports 5.5V-tolerant inputs, delivers ±24mA output drive at 3.3V, achieves 3.7ns max propagation delay, and features Ioff for live insertion - deployed in high-speed data acquisition and video infrastructure timing paths.
For engineers reviewing the SN74LVC1G126DCKR datasheet, SN74LVC1G126DCKR pinout, SN74LVC1G126DCKR application, or SN74LVC1G126DCKR equivalent, key selection criteria include 3-state enable timing (ten/tdis), overvoltage-tolerant input compatibility, NanoFree™ SC70-5 package footprint, and Ioff-enabled partial-power-down behavior in mixed-rail systems.
Technical Context
The SN74LVC1G126DCKR implements a noninverting CMOS buffer with active-high 3-state control: when OE is high, A passes directly to Y; when OE is low, Y enters high-impedance state. Its balanced CMOS output stage sources and sinks equal current (±24mA at 3.3V), enabling clean signal routing on shared buses without contention.
It integrates overvoltage-tolerant inputs (up to 5.5V independent of VCC), Ioff protection that disables outputs at 0V supply, and standard CMOS input structure with ≤4pF input capacitance - all supporting robust operation across industrial temperature range (–40°C to 125°C) and mixed-supply system interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65V to 5.5V - enables direct interface with 1.8V, 2.5V, 3.3V, and 5V logic domains |
| Input Voltage Tolerance | Up to 5.5V - allows connection to higher-voltage controllers without level shifters |
| tpd (max) | 3.7ns at 3.3V/CL=15pF - supports >200MHz data rates in short-trace applications |
| Ioff Leakage | ±10μA at 5.5V - prevents back-drive and ensures safe hot-plug operation |
| Output Drive | ±24mA at 3.3V - drives 50Ω transmission lines or multiple CMOS loads without buffering |
| Operating Temp | –40°C to 125°C - qualified for automotive under-hood and industrial motor-control environments |
| ICC (max) | 10μA - enables ultra-low-quiescent-power standby in battery-backed subsystems |
Pinout & Package
SN74LVC1G126DCKR uses the DCK (SC-70, 5-pin) package: 2.0mm × 2.1mm body size, 0.65mm pitch, thin-profile surface-mount construction optimized for space-constrained PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - GND | Ground reference | Primary return path for all internal currents; must be low-impedance and adjacent to bypass capacitor |
| 2 - A | Data input | CMOS-compatible input accepting 0–5.5V; requires termination if unused (VCC or GND) |
| 3 - OE | Output-enable control | Active-high enable; tied low during power-up/down to maintain high-Z output state |
| 4 - Y | 3-state buffered output | Drives true A signal when OE = H; floats (high-Z) when OE = L; supports bus sharing |
| 5 - VCC | Power supply | Supplies core logic and output drivers; requires local 0.1μF ceramic bypass capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Overvoltage-tolerant inputs | Accepts up to 5.5V regardless of VCC - eliminates external level translators in mixed-voltage systems |
| Ioff partial-power-down | Outputs disable automatically when VCC = 0V - prevents back-driving and enables hot-swap capability |
| NanoFree™ SC70-5 package | 1.39mm × 0.89mm DSBGA alternative available - supports ultra-dense routing and minimal board area use |
| Low dynamic power | 19pF typical power dissipation capacitance - reduces switching noise and EMI in high-frequency clock/data paths |
| Latch-up immunity | >100mA per JESD78 Class II - ensures robustness against transient faults in noisy industrial environments |
Applications
| Cable Modem Termination | Video Broadcasting Infrastructure |
|---|---|
|
Use Scenario: Isolating DOCSIS upstream/downstream data paths between RF front-end and baseband processor. IC Role / Device Role / Timing Role: 3-state bus buffer enabling time-division multiplexing of shared serial data lanes. Use Value: ±24mA drive handles 75Ω coax-coupled signaling; 5.5V-tolerant inputs interface directly with legacy analog front-end supervisors. |
Use Scenario: Managing parallel pixel data routing between FPGA video processors and multi-format encoder ICs. IC Role / Device Role / Timing Role: Signal isolator for RGB/YUV bus segments, controlled by FPGA GPIO to enable/disable data flow per format. Use Value: 3.7ns tpd preserves timing margins in 1080p60 pixel clocks; Ioff prevents corruption during encoder reconfiguration. |
| Military Radar Signal Processing | Industrial Motor Control Interface |
|
Use Scenario: Buffering ADC sample strobes and DAC update signals in phased-array radar beamforming modules. IC Role / Device Role / Timing Role: Low-jitter, rail-flexible gate synchronizing high-speed data capture with FPGA-based DSP cores. Use Value: –40°C to 125°C rating supports wide ambient operation; 10μA ICC minimizes thermal load in sealed enclosures. |
Use Scenario: Isolating microcontroller GPIOs from high-noise gate-driver feedback lines in servo amplifier boards. IC Role / Device Role / Timing Role: Noise-immune signal conditioner for PWM enable/disable commands routed across isolated power domains. Use Value: 5.5V-tolerant inputs accept optocoupler outputs directly; SC70-5 footprint fits tight spacing near IGBT drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DCKR | Inverting logic function (A → NOT Y); identical electrical specs, package, and temperature range | Required where bus polarity inversion is needed in control sequencing or differential signaling paths | Select when system-level logic requires inversion; otherwise, SN74LVC1G126DCKR provides true-buffer functionality |
| NC7SZ126P5X | Same function but lower drive (±24mA only at 5V); 1.65–5.5V VCC; slightly higher tpd (4.5ns @ 3.3V) | Suitable for cost-sensitive consumer electronics where marginally slower timing is acceptable | Prefer SN74LVC1G126DCKR for industrial/military apps requiring guaranteed 3.7ns tpd and full –40°C to 125°C performance |
Compared with SN74LVC1G125DCKR and NC7SZ126P5X, the SN74LVC1G126DCKR uniquely combines true-buffer logic, 3.7ns timing at 3.3V, and validated 125°C operation - making it the preferred choice for timing-critical, high-reliability bus isolation in embedded control systems.
Availability
SN74LVC1G126DCKR is available at Aetrix Electronics and suitable for high-speed data acquisition, video broadcasting infrastructure, and industrial motor control applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SN74LVC1G126DCKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74LVC1G126DCKR belongs to TI's LVC logic family - designed for low-voltage, high-speed, mixed-supply interfacing in space- and power-constrained embedded systems.
FAQ
What is the maximum operating temperature for SN74LVC1G126DCKR?
The SN74LVC1G126DCKR is rated for continuous operation from –40°C to +125°C ambient temperature, meeting industrial and extended-temperature requirements. This specification is verified per JEDEC JESD22-A108 and applies across the full 1.65V–5.5V VCC range. The device maintains specified tpd, VOH/VOL, and Ioff performance throughout this range, making SN74LVC1G126DCKR suitable for under-hood automotive and high-ambient industrial deployments.
Does SN74LVC1G126DCKR support 5V-tolerant inputs when powered from 3.3V?
Yes, SN74LVC1G126DCKR supports input voltages up to 5.5V regardless of VCC level - including when VCC = 3.3V. This overvoltage tolerance is implemented via internal protection circuitry without positive clamp diodes, allowing direct connection to 5V microcontrollers or legacy peripherals without external level-shifting components. The feature is explicitly characterized in the Recommended Operating Conditions table of the official datasheet.
What is the purpose of the Ioff feature in SN74LVC1G126DCKR?
The Ioff feature in SN74LVC1G126DCKR disables all outputs when VCC = 0V, limiting leakage current to ±10μA per pin. This prevents back-driving of powered circuitry during hot-insertion, partial power-down, or system reset sequences. For example, if SN74LVC1G126DCKR is placed on a removable daughterboard, Ioff ensures no current flows into its outputs from live backplane traces when the board is unplugged - protecting both SN74LVC1G126DCKR and host system components.
Can SN74LVC1G126DCKR drive a 50Ω transmission line directly?
Yes, SN74LVC1G126DCKR can drive a 50Ω load directly when VCC = 3.3V, delivering ±24mA output current - sufficient to source/sink ~66mA peak into a 50Ω line terminated at VCC/2. However, for clean signal integrity, TI recommends adding a small series resistor (e.g., 10–22Ω) near the output to dampen reflections, especially for trace lengths >5 cm. The SN74LVC1G126DCKR's 3.7ns tpd and low Cpd (19pF) make it well-suited for such high-speed point-to-point links.
Is SN74LVC1G126DCKR pin-compatible with other SC70-5 logic buffers?
SN74LVC1G126DCKR has a fixed SC70-5 pinout (GND-A-OE-Y-VCC) defined in TI's mechanical documentation and matches industry-standard SC70-5 layout footprints. It is functionally and physically compatible with other SC70-5 3-state buffers like SN74LVC1G125DCKR (inverting) and SN74LVC1G34DCKR (non-inverting buffer without 3-state), though OE functionality and logic type differ. PCB layout reuse is possible across these variants, but firmware and signal routing must account for functional differences.
SN74LVC1G126DCKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
SN74LVC1G126DCKR FAQ
1.How can I place an order for SN74LVC1G126DCKR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC1G126DCKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC1G126DCKR reliable?
The price and inventory of SN74LVC1G126DCKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC1G126DCKR is usually 5 days.
3.What payment methods are accepted for SN74LVC1G126DCKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC1G126DCKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC1G126DCKR?
SN74LVC1G126DCKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC1G126DCKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC1G126DCKR?
For technical support, including SN74LVC1G126DCKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC1G126DCKR requirements.
6.How does Aetrix verify that SN74LVC1G126DCKR is sourced from the original manufacturer or authorized distributors?
All SN74LVC1G126DCKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC1G126DCKR meets industry standards.
7.What is the process for return or replacement of SN74LVC1G126DCKR?
All SN74LVC1G126DCKR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC1G126DCKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC1G126DCKR part is unused and in its original packaging.
Return procedure for SN74LVC1G126DCKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC1G126DCKR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
