Texas Instruments SN74LVC1G18DCKRG4
- Part No.:
- SN74LVC1G18DCKRG4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
SN74LVC1G18DCKRG4.pdf
- Description:
- IC DEMULTIPLEXER 1 X 1:2 SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:1,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC1G18DCKRG4 from Texas Instruments is a 1-of-2 noninverting demultiplexer with 3-state deselected outputs, designed for 1.65-V to 5.5-V VCC operation. It routes input A to Y0 (when S = LOW) or Y1 (when S = HIGH), features ±24-mA output drive at 3.3 V, 3.4-ns max propagation delay at 3.3 V, and Ioff support for live insertion in partial-power-down systems - used in Wi-Fi access points and baseband units.
For engineers reviewing the SN74LVC1G18DCKRG4 datasheet, SN74LVC1G18DCKRG4 pinout, SN74LVC1G18DCKRG4 application, or SN74LVC1G18DCKRG4 equivalent, key selection criteria include its 3-state output behavior, over-voltage tolerant inputs (up to 5.5 V), –40°C to +125°C operating range, 6-pin SC70 package, and compatibility with mixed-voltage system interfacing via down-translation support.
Technical Context
This device implements a single-channel 1:2 noninverting demux with active-high select logic and independent 3-state control per output. Its balanced CMOS outputs deliver symmetrical sourcing/sinking capability, while the Ioff circuitry disables all I/Os during power-down to prevent back-drive current - critical for hot-swap and multi-rail systems.
The input structure accepts voltages up to 5.5 V regardless of VCC, enabling level-shifting between 1.8-V, 2.5-V, 3.3-V, and 5-V domains. Propagation delay remains stable across temperature (–40°C to 125°C) and supply (1.65 V to 5.5 V), with tpd ≤ 4.7 ns at 3.3 V/125°C and CL = 30 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports mixed-voltage board design and voltage translation without external level shifters |
| Max tpd | 3.4 ns at 3.3 V - enables high-speed signal routing in timing-critical paths like BBU control interfaces |
| Output Drive | ±24 mA at 3.3 V - sufficient to directly drive multiple CMOS loads or analog switch enable inputs |
| Ioff | ±10 µA max - ensures safe live insertion and prevents back-current in powered-down subsystems |
| Input Voltage Tolerance | Up to 5.5 V - allows 5-V signals to interface safely with 1.8-V or 2.5-V VCC supplies |
| Operating Temp | –40°C to +125°C - qualified for industrial and telecom infrastructure environments |
| ESD Rating | 2000-V HBM - meets robustness requirements for manufacturing and field-replaceable modules |
Pinout & Package
SN74LVC1G18DCKRG4 uses the SC70-6 (DCK) package: 2.00 mm × 1.10 mm, 0.65-mm pitch, 6-pin surface-mount package optimized for space-constrained applications such as notebook PCs and active antenna systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Select input | Active-HIGH control: LOW selects Y0, HIGH selects Y1 - determines which output is enabled |
| GND | Ground reference | Return path for all internal logic and output currents; must be low-impedance for noise immunity |
| A | Data input | Noninverted source signal routed to selected output; accepts 0–5.5 V regardless of VCC |
| Y1 | Output 1 | Driven by A when S = HIGH; enters high-impedance state when S = LOW - enables time-multiplexed routing |
| VCC | Positive supply | Logic supply rail (1.65–5.5 V); powers internal circuitry and defines VOH/VOL thresholds |
| Y0 | Output 0 | Driven by A when S = LOW; enters high-impedance state when S = HIGH - provides dual-path signal gating |
Key Features
| Feature | Design Value |
|---|---|
| 3-State Deselected Outputs | Both Y0 and Y1 go high-impedance when unselected - eliminates bus contention in shared signal routing |
| Ioff Protection | Prevents current flow into/out of I/O pins during power-down - essential for hot-pluggable modules and partial-power-down architectures |
| Over-Voltage Tolerant Inputs | Accepts 0–5.5 V on A and S pins independent of VCC - simplifies inter-voltage-domain interfacing |
| NanoFree™ Packaging | Dies-as-packages reduce footprint and thermal resistance - improves density in compact RF front-end designs |
| Low ICC | 10 µA max supply current - minimizes quiescent power in always-on control logic for battery-backed systems |
Applications
| Wi-Fi Access Point Control | Baseband Unit (BBU) Signal Routing |
|---|---|
Use Scenario: Selecting between two RF front-end paths (e.g., diversity antennas or band-switching filters) under MCU control. IC Role / Device Role / Timing Role: Demultiplexer enabling time-shared control of analog switches or PA bias lines. Use Value: Eliminates need for discrete logic gates or larger mux ICs; 3-state outputs prevent signal leakage during path switching. | Use Scenario: Routing FPGA GPIO signals to alternate calibration DACs or ADC reference buffers in multi-carrier LTE systems. IC Role / Device Role / Timing Role: Noninverting 1:2 signal distributor with precise enable timing and low skew. Use Value: Meets sub-5-ns timing budget for real-time calibration sequencing; operates reliably at 125°C near power amplifiers. |
| Notebook PC Power Sequencing | Industrial Monitor Interface Management |
Use Scenario: Controlling dual display backlight drivers or USB-C port configuration ICs based on system mode (dock vs. standalone). IC Role / Device Role / Timing Role: Level-translating demux selecting between two 3.3-V or 5-V peripheral enable lines. Use Value: Input tolerance to 5.5 V allows direct connection to legacy 5-V supervisor outputs without external resistors. | Use Scenario: Managing signal routing between touch controller, display timing controller, and EMMC boot interface in fanless panel PCs. IC Role / Device Role / Timing Role: Low-power, high-temp-stable signal selector for embedded display subsystems. Use Value: –40°C to +125°C rating ensures reliable operation inside sealed enclosures with no active cooling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 1-of-2 noninverting demultiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G19DCKR | Inverting demultiplexer (Y0/Y1 inverted relative to A); identical pinout, package, and electrical specs | Requires logic inversion in upstream signal path; unsuitable where signal polarity must be preserved | Choose only if system-level inversion is acceptable or already compensated |
| NC7SZ19P5X | Same function but SC-70-6 package with 1.65–5.5 V range; slightly higher tpd (4.5 ns @ 3.3 V) and lower drive (±24 mA not guaranteed) | Limited thermal performance (RθJA = 320°C/W vs. TI's 278.7°C/W); less suitable for high-density, high-temp layouts | Use where cost sensitivity outweighs thermal margin and guaranteed drive strength |
Compared with SN74LVC1G18DCKRG4, SN74LVC1G19DCKR provides identical form-factor and timing but inverts data - requiring redesign of control logic - while NC7SZ19P5X trades guaranteed 24-mA drive and superior thermal metrics for marginal cost reduction in thermally benign applications.
Availability
SN74LVC1G18DCKRG4 is available at Aetrix Electronics and suitable for Wi-Fi access point control, baseband unit signal routing, and notebook PC power sequencing requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SN74LVC1G18DCKRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in logic, power management, and signal chain technologies.
SN74LVC1G18DCKRG4 belongs to the LVC low-voltage CMOS logic family, engineered for high-speed, low-power, mixed-voltage interfacing in communications infrastructure, computing, and industrial control systems.
FAQ
What is the maximum input voltage allowed on the S and A pins of the SN74LVC1G18DCKRG4?
The SN74LVC1G18DCKRG4 accepts input voltages up to 5.5 V on both S and A pins, regardless of VCC level - enabling direct interfacing with 5-V controllers even when powered from 1.8-V or 2.5-V supplies. This over-voltage tolerance is specified in the Recommended Operating Conditions table and verified per JEDEC JESD8-12.
Does the SN74LVC1G18DCKRG4 support hot-swap or live-insertion applications?
Yes, the SN74LVC1G18DCKRG4 supports live insertion via its Ioff feature: when VCC = 0 V, all I/O pins enter a high-impedance state with leakage limited to ±10 µA, preventing damaging back-current flow. This is explicitly validated in the Electrical Characteristics section and meets JESD78 Class II latch-up requirements.
What is the propagation delay of the SN74LVC1G18DCKRG4 at 1.8 V and 125°C?
At VCC = 1.8 V and TA = 125°C with CL = 30 pF, the SN74LVC1G18DCKRG4 has a maximum propagation delay (tpd) of 9.8 ns from A to Y, as specified in Section 6.7 (Switching Characteristics, –40 to 125°C) of the SCES406L datasheet.
Can unused inputs on the SN74LVC1G18DCKRG4 be left floating?
No - all unused inputs on the SN74LVC1G18DCKRG4 must be terminated to either VCC or GND to prevent undefined logic states, oscillation, or excessive ICC. The datasheet mandates this in Section 6.3 (Recommended Operating Conditions) and Section 11 (Layout Guidelines), citing TI application report SCBA004.
Is the SN74LVC1G18DCKRG4 pin-compatible with other members of the SN74LVC1Gxx family?
No - the SN74LVC1G18DCKRG4 has a unique 6-pin SC70 pinout specific to its 1-of-2 demux function. While other SN74LVC1Gxx devices (e.g., SN74LVC1G00, SN74LVC1G125) share the same SC70-6 package outline, their pin assignments differ significantly; direct substitution requires PCB layout revision.
SN74LVC1G18DCKRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Demultiplexer
- Circuit:
- 1 x 1:2
- Independent Circuits:
- 1
- Current - Output High, Low:
- 32mA, 32mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-6
SN74LVC1G18DCKRG4 FAQ
1.How can I place an order for SN74LVC1G18DCKRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC1G18DCKRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC1G18DCKRG4 reliable?
The price and inventory of SN74LVC1G18DCKRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC1G18DCKRG4 is usually 5 days.
3.What payment methods are accepted for SN74LVC1G18DCKRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC1G18DCKRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC1G18DCKRG4?
SN74LVC1G18DCKRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC1G18DCKRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC1G18DCKRG4?
For technical support, including SN74LVC1G18DCKRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC1G18DCKRG4 requirements.
6.How does Aetrix verify that SN74LVC1G18DCKRG4 is sourced from the original manufacturer or authorized distributors?
All SN74LVC1G18DCKRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC1G18DCKRG4 meets industry standards.
7.What is the process for return or replacement of SN74LVC1G18DCKRG4?
All SN74LVC1G18DCKRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC1G18DCKRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC1G18DCKRG4 part is unused and in its original packaging.
Return procedure for SN74LVC1G18DCKRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC1G18DCKRG4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

