Texas Instruments SN74LVC1G29DCTR
- Part No.:
- SN74LVC1G29DCTR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Datasheet:
-
SN74LVC1G29DCTR.pdf
- Description:
- IC DECODER/DEMUX 1 X 2:3 SM8
- Quantity:
- Payment:

- Shipping:

Inventory:9,779
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC1G29DCTR from Texas Instruments is a single 2-of-3 decoder/demultiplexer IC operating from 1.65 V to 5.5 V, featuring 5.1 ns max propagation delay at 3.3 V, ±24-mA output drive, and Ioff support for live insertion and partial-power-down applications. It decodes two address inputs (A0, A1) into three active-low outputs (Y0–Y2) under enable control (G), used in address decoding and signal routing in compact logic subsystems.
For engineers reviewing the SN74LVC1G29DCTR datasheet, SN74LVC1G29DCTR pinout, SN74LVC1G29DCTR application, or SN74LVC1G29DCTR equivalent, key selection considerations include its DCT (SSOP-8) package, 3.3-V/5-V dual-supply compatibility, low ICC (10 µA max), Ioff-enabled back-drive protection, and guaranteed operation across –40°C to +85°C industrial temperature range.
Technical Context
The SN74LVC1G29DCTR implements positive-logic 2-of-3 decoding with active-low outputs: when G is low, exactly one of Y0–Y2 goes low based on A0/A1 state per function table; when G is high, all outputs are forced high. Its LVC-family CMOS design ensures TTL-compatible input thresholds and supports down-translation - inputs tolerate up to 5.5 V regardless of VCC.
It integrates Ioff circuitry that disables outputs during power-down, blocking current flow and enabling hot-swap capability. The device meets JESD 78 Class II latch-up immunity (>100 mA) and exceeds JESD 22 ESD ratings (2000-V HBM, 200-V MM, 1000-V CDM), making it suitable for mixed-voltage board interfaces and portable systems requiring robustness.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface with 1.8-V, 2.5-V, 3.3-V, and 5-V logic domains without level shifters. |
| tpd (Max) | 5.1 ns at VCC = 3.3 V - supports high-speed address decoding in microcontroller peripheral selection and FPGA I/O expansion. |
| IOL / IOH | ±24 mA at VCC = 3.3 V - drives standard TTL loads or multiple 74LVC inputs without buffering. |
| Ioff Current | ±10 µA max - prevents back-current during partial power-down, critical for hot-plug and modular system designs. |
| Input Voltage Tolerance | Up to 5.5 V - allows interfacing with higher-voltage controllers while powered from lower VCC (e.g., 1.8 V). |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded control, instrumentation, and automotive body electronics. |
| ESD Rating | 2000-V HBM - provides robust handling margin during PCB assembly and field service. |
Pinout & Package
SN74LVC1G29DCTR uses an 8-pin SSOP (DCT) package, 3.0 mm × 3.1 mm × 1.3 mm height, with gull-wing leads and pin 1 marked by a notch or beveled corner. Pin 1 is located at top-left in top-view orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | G (Enable) | Active-low enable input - drives all outputs high when asserted high; enables decoding only when low. |
| 2 | A0 (Address 0) | LSB address input - selects output Y0/Y1/Y2 in conjunction with A1 per 2-of-3 truth table. |
| 3 | Y0 (Output 0) | Active-low decoded output - goes low only when G = L and A1A0 = 00; remains high otherwise. |
| 4 | A1 (Address 1) | MSB address input - determines which of Y0/Y1/Y2 activates with A0 under enabled condition. |
| 5 | Y2 (Output 2) | Active-low decoded output - goes low only when G = L and A1A0 = 11; high in all other states. |
| 6 | Y1 (Output 1) | Active-low decoded output - goes low only when G = L and A1A0 = 01 or 10; high otherwise. |
| 7 | VCC | Positive supply - powers internal logic and output drivers; must be decoupled locally with 0.1-µF ceramic capacitor. |
| 8 | GND | Ground reference - common return path for all inputs, outputs, and internal circuitry; requires low-impedance connection. |
Key Features
| Feature | Design Value |
|---|---|
| NanoFree™ Package | Dies-as-package construction eliminates leadframe, reducing size to 3.0 × 3.1 mm and improving thermal resistance (θJA = 220°C/W). |
| Ioff Support | Enables live insertion and partial-power-down by disabling outputs and blocking reverse current flow when VCC = 0 V. |
| 5-V Tolerant Inputs | Accepts 0–5.5 V input signals even at VCC = 1.65 V, simplifying mixed-voltage interconnect without external translators. |
| Low Dynamic Power | 10 µA max ICC at 3.3 V - minimizes quiescent power in always-on logic monitoring and battery-backed subsystems. |
| Output Ground Bounce | Typical VOLP < 0.8 V at VCC = 3.3 V - reduces noise coupling into shared ground planes in dense digital layouts. |
Applications
| Microcontroller Peripheral Selection | FPGA I/O Expansion |
|---|---|
Use Scenario: A microcontroller with limited GPIO routes address lines to SN74LVC1G29DCTR to select among three peripherals (e.g., UART, SPI flash, sensor hub) using just two pins plus enable. IC Role / Device Role / Timing Role: 2-of-3 decoder providing mutually exclusive chip-select signals with sub-6 ns propagation delay and glitch-free transitions. Use Value: Reduces MCU pin count requirement by 1 vs. discrete gating, avoids timing skew from cascaded gates, and supports 3.3-V/5-V mixed-bus environments. | Use Scenario: An FPGA configures SN74LVC1G29DCTR as a local bus decoder to route control signals to three daughterboard functions (e.g., ADC channel select, DAC update, LED driver enable). IC Role / Device Role / Timing Role: Demultiplexer translating FPGA address bits into dedicated enable lines, with Ioff protecting unpowered daughterboards during hot-swap. Use Value: Enables safe hot-plug operation, eliminates need for external isolation switches, and maintains signal integrity via low-output-impedance drive. |
| Industrial Sensor Hub Interface | Portable Device Power Sequencing |
Use Scenario: In a multi-sensor node, SN74LVC1G29DCTR decodes host controller commands to activate one of three analog front-end channels (temperature, humidity, pressure) sequentially. IC Role / Device Role / Timing Role: Low-power decoder enabling selective sensor powering and signal routing, with inputs tolerant to 5-V host levels while VCC = 1.8 V. Use Value: Extends battery life via precise per-sensor activation, avoids level-shifter components, and withstands transient overvoltage on control lines. | Use Scenario: A portable medical monitor uses SN74LVC1G29DCTR to sequence power-enable signals to three subsystems (display backlight, wireless radio, data acquisition) during boot-up. IC Role / Device Role / Timing Role: Enable-controlled demultiplexer generating staggered power-on pulses with deterministic timing and no race conditions. Use Value: Prevents inrush current overload, eliminates need for RC timing networks, and ensures reliable startup under varying load conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-of-3 decoder/demultiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G139DCKR | 2-line-to-4-line decoder with active-low outputs; includes dual enable (G1, G2); larger 6-pin SC70 package. | Provides four outputs instead of three; requires additional enable coordination; not pin-compatible. | Select when four decoded outputs are needed and space allows SC70 footprint; verify enable logic matches system architecture. |
| 74AUP1G29GW,125 | Same 2-of-3 decode function but AUP family: lower ICC (0.9 µA), slower tpd (10.3 ns @ 3.3 V), different VCC range (0.8–3.6 V). | Better for ultra-low-power battery applications where speed < 10 ns suffices; incompatible with 5-V inputs or >3.6-V supplies. | Choose for energy-constrained wearables or IoT sensors; avoid if 5-V tolerance or sub-6 ns timing is required. |
Compared with SN74LVC1G29DCTR, SN74LVC1G139DCKR offers expanded output count at the cost of pin count and enable complexity, while 74AUP1G29GW,125 trades speed and voltage range for significantly lower static power - making each suitable only for distinct design priorities: density, power, or interface voltage.
Availability
SN74LVC1G29DCTR is available at Aetrix Electronics and suitable for industrial control panels, portable medical devices, and FPGA-based test equipment requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SN74LVC1G29DCTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of experience in high-reliability logic families and advanced packaging technologies.
The SN74LVC1G29DCTR belongs to TI's LVC (Low-Voltage CMOS) logic series, designed for low-voltage, high-speed, mixed-signal interface applications in space-constrained industrial, computing, and communications systems.
FAQ
What is the maximum propagation delay of SN74LVC1G29DCTR at 3.3 V?
The maximum propagation delay (tpd) of SN74LVC1G29DCTR is 5.1 ns when operating at VCC = 3.3 V with CL = 15 pF, as specified in the Switching Characteristics table. This value applies to transitions from any input (A0, A1, or G) to any output (Y0–Y2) and ensures deterministic timing in high-speed address decoding applications. SN74LVC1G29DCTR maintains this performance across the full industrial temperature range (–40°C to +85°C).
Does SN74LVC1G29DCTR support 5-V input signals while powered from 1.8 V?
Yes, SN74LVC1G29DCTR supports input voltages up to 5.5 V regardless of VCC level, including when VCC = 1.8 V. This 5-V tolerant input capability is explicitly guaranteed in the datasheet's "Features" and "Recommended Operating Conditions" sections. SN74LVC1G29DCTR uses LVC-family input structures that allow safe interfacing with higher-voltage controllers without external level shifters - a key advantage in mixed-supply systems.
What is the purpose of the Ioff feature in SN74LVC1G29DCTR?
The Ioff feature in SN74LVC1G29DCTR disables all outputs and blocks current flow when VCC = 0 V, preventing damaging back-current through the device during partial power-down or hot-insertion events. This is critical for modular systems where boards may be inserted or removed while other sections remain powered. SN74LVC1G29DCTR guarantees Ioff ≤ ±10 µA, enabling robust live-insertion capability without external protection circuitry.
Which package type does SN74LVC1G29DCTR use, and what are its key mechanical dimensions?
SN74LVC1G29DCTR uses the DCT (SSOP-8) package: 3.0 mm × 3.1 mm body size, 1.3 mm maximum height, with 0.65 mm lead pitch and gull-wing leads. Pin 1 is identified by a beveled corner or notch at the top-left in top view. The package is RoHS-compliant, moisture sensitivity level 1 (unlimited floor life at ≤30°C/60% RH), and rated for reflow up to 260°C peak. SN74LVC1G29DCTR's DCT package enables high-density placement while maintaining hand-solderability and automated assembly compatibility.
Can SN74LVC1G29DCTR replace a standard 74HC138 in a 3.3-V system?
SN74LVC1G29DCTR cannot directly replace the 74HC138 because it is a 2-of-3 decoder (3 outputs), whereas the 74HC138 is a 3-to-8 line decoder (8 outputs) with different pinout, enable structure (three enables), and truth table. However, SN74LVC1G29DCTR is functionally appropriate where only three mutually exclusive outputs are needed - e.g., selecting among three peripherals. SN74LVC1G29DCTR offers advantages in size, power, and 5-V input tolerance, but replacement requires redesign of enable logic and output routing.
SN74LVC1G29DCTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 2:3
- Independent Circuits:
- 1
- Current - Output High, Low:
- 32mA, 32mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SM8
SN74LVC1G29DCTR FAQ
1.How can I place an order for SN74LVC1G29DCTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC1G29DCTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC1G29DCTR reliable?
The price and inventory of SN74LVC1G29DCTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC1G29DCTR is usually 5 days.
3.What payment methods are accepted for SN74LVC1G29DCTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC1G29DCTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC1G29DCTR?
SN74LVC1G29DCTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC1G29DCTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC1G29DCTR?
For technical support, including SN74LVC1G29DCTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC1G29DCTR requirements.
6.How does Aetrix verify that SN74LVC1G29DCTR is sourced from the original manufacturer or authorized distributors?
All SN74LVC1G29DCTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC1G29DCTR meets industry standards.
7.What is the process for return or replacement of SN74LVC1G29DCTR?
All SN74LVC1G29DCTR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC1G29DCTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC1G29DCTR part is unused and in its original packaging.
Return procedure for SN74LVC1G29DCTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC1G29DCTR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

