Texas Instruments SN74LVC1G374DBVR
- Part No.:
- SN74LVC1G374DBVR
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- SOT-23-6
- Datasheet:
-
SN74LVC1G374DBVR.pdf
- Description:
- IC FF D-TYPE SNGL 1BIT SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:11,462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC1G374DBVR from Texas Instruments is a single D-type flip-flop with 3-state output, designed for 1.65-V to 5.5-V operation. It features positive-edge clock triggering, ±24-mA output drive at 3.3 V, 4 ns max propagation delay, and Ioff support for live insertion-enabling use in bidirectional bus buffering and I/O port expansion in space-constrained portable electronics.
For engineers reviewing the SN74LVC1G374DBVR datasheet, SN74LVC1G374DBVR pinout, SN74LVC1G374DBVR application, or SN74LVC1G374DBVR equivalent, key selection criteria include its SOT-23 (DBV) 6-pin package, 3.3-V/5-V mixed-voltage interface capability, low ICC (10 µA max), and guaranteed high-impedance state during power sequencing.
Technical Context
This device implements a positive-edge-triggered D flip-flop with independent 3-state output control via OE. The internal latch captures D input on CLK rising edge; OE operates asynchronously to place Q in high-Z without affecting internal state retention.
It supports voltage translation: inputs tolerate up to 5.5 V regardless of VCC (1.65–5.5 V), enabling interfacing between 1.8-V logic and 5-V peripherals. Ioff circuitry blocks current flow when powered down, satisfying partial-power-down requirements per JESD78 Class II.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct integration into mixed-supply systems without level shifters |
| tpd (max) | 4 ns at 3.3 V - ensures timing compliance in high-speed digital interfaces up to 150 MHz |
| Output Drive | ±24 mA at 3.3 V - drives 15-pF loads with clean edges; sufficient for short PCB traces or light capacitive buses |
| Ioff Current | ±10 µA max - prevents back-drive damage during hot-swap or partial-power-down sequences |
| Input Voltage Tolerance | Up to 5.5 V - allows 5-V-tolerant inputs even when VCC = 1.8 V, simplifying inter-voltage-domain signal routing |
| ESD Rating | 2000-V HBM - meets industrial-grade robustness requirements without external protection diodes |
| Operating Temp | –40°C to +125°C - qualified for automotive under-hood and industrial control environments |
Pinout & Package
SOT-23 (DBV) 6-pin package: 2.9 mm × 1.6 mm × 1.45 mm body, gull-wing leads, JEDEC MO-178 compliant. RoHS-compliant, NIPDAU lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CLK | Clock input | Positive-edge-sensitive trigger; requires monotonic rise/fall (min 5 ns/V at 5 V) to avoid metastability |
| 2 - GND | Ground reference | Return path for all internal logic and output drivers; must be low-impedance and adjacent to VCC for noise immunity |
| 3 - D | Data input | Sampled on CLK rising edge; accepts 0–5.5 V regardless of VCC, enabling level-shifting functionality |
| 4 - OE | Output enable | Active-low control: OE = L enables Q; OE = H forces high-impedance - asynchronous, no effect on stored data |
| 5 - Q | 3-state output | Reflects latched D value when OE = L; high-Z when OE = H - supports shared-bus contention-free operation |
| 6 - VCC | Supply voltage | Core logic and output driver supply; decoupling capacitor (0.1 µF) required within 3 mm of pin for stable switching |
Key Features
| Feature | Design Value |
|---|---|
| NanoFree™ packaging | Die-as-package construction reduces footprint to 1.45 mm height - ideal for ultra-thin portable and wearable designs |
| Live insertion support | Ioff limits leakage to ±10 µA when unpowered - enables safe board replacement in active backplanes or modular systems |
| 5-V tolerant inputs | VI up to 5.5 V with VCC as low as 1.65 V - eliminates external translators in mixed-voltage FPGA/CPU I/O banks |
| Low dynamic power | 25 pF typical power dissipation capacitance at 10 MHz - minimizes switching current in battery-powered applications |
| Back-drive protection | Clamp diodes and Ioff prevent reverse current flow into powered-down sections - critical for fault-tolerant system partitioning |
Applications
| USB Peripheral Interface | FPGA I/O Expansion |
|---|---|
|
Use Scenario: Isolating 3.3-V FPGA I/O from 5-V USB transceiver signals while maintaining bus direction control. IC Role / Device Role / Timing Role: Single-bit data latch with 3-state output acts as direction-controlled buffer between FPGA GPIO and USB PHY data lines. Use Value: Eliminates need for discrete level shifters; ±24-mA drive ensures signal integrity across 5-cm PCB trace lengths. |
Use Scenario: Extending limited FPGA I/O count to drive multiple LED indicators, pushbutton inputs, and sensor enable lines. IC Role / Device Role / Timing Role: Edge-triggered register holding configuration bits; OE controlled by FPGA to multiplex shared status lines. Use Value: Reduces FPGA pin usage by 6:1 per device; 4 ns tpd preserves timing margins in 100-MHz control loops. |
| Automotive Body Control Module | Industrial Sensor Hub |
|
Use Scenario: Buffering LIN bus wake-up signals and lamp driver enable commands in AEC-Q100-compliant modules. IC Role / Device Role / Timing Role: Glitch-immune D flip-flop synchronizing microcontroller outputs to high-side switch drivers. Use Value: –40°C to +125°C rating ensures reliability under hood; Ioff prevents backfeed during ECU sleep mode. |
Use Scenario: Aggregating analog sensor enable signals (temp, humidity, pressure) onto a shared digital control bus. IC Role / Device Role / Timing Role: Output-enable-controlled register isolating sensor power rails from MCU during calibration sequences. Use Value: High-Z state removes load from MCU GPIO; 10-µA ICC extends battery life in wireless sensor nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar D-type flip-flop with 3-state output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G74DBVR | Dual D-type flip-flop in same DBV package; lacks 3-state output; only one section usable as single DFF | Not suitable for bus-driving applications requiring high-Z; better for dual-register functions | Select SN74LVC1G374DBVR when 3-state control and single-bit buffering are mandatory |
| 74LVC1G373DBVR | Latch (transparent) instead of edge-triggered flip-flop; identical pinout and electrical specs otherwise | Requires continuous OE control during data hold; unsuitable for clock-synchronized sampling | Choose SN74LVC1G374DBVR for clock-edge sampling; choose 74LVC1G373DBVR only for transparent gating |
Compared with SN74LVC1G74DBVR and 74LVC1G373DBVR, SN74LVC1G374DBVR uniquely combines edge-triggered storage with 3-state output in a 6-pin SOT-23 - making it the only option among the three for synchronous bus interface applications requiring both data capture and contention-free driving.
Availability
SN74LVC1G374DBVR is available at Aetrix Electronics and suitable for USB peripheral interfaces, FPGA I/O expansion, automotive body control modules, and industrial sensor hubs requiring stable component supply and long-term production continuity.
Supply support for SN74LVC1G374DBVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability electronic components.
The SN74LVC1G374 belongs to TI's LVC low-voltage CMOS logic family, engineered for mixed-voltage system interfacing, low-power portable electronics, and automotive-grade signal conditioning where space, power, and robustness are critical.
FAQ
What is the maximum clock frequency supported by SN74LVC1G374DBVR?
The SN74LVC1G374DBVR supports up to 175 MHz at 5 V and 150 MHz at 3.3 V under recommended operating conditions. At 1.8 V, maximum frequency drops to 125 MHz. These values assume CL = 15 pF and TA ≤ 85°C; derating applies at higher temperatures or loads.
Does SN74LVC1G374DBVR support partial power-down operation?
Yes, SN74LVC1G374DBVR includes Ioff circuitry that disables outputs and limits current to ±10 µA when VCC = 0 V, meeting JESD78 Class II latch-up immunity. This enables safe live insertion and partial-power-down in modular systems without risk of back-drive damage.
Can SN74LVC1G374DBVR interface between 1.8-V and 5-V logic domains?
Yes, SN74LVC1G374DBVR accepts input voltages up to 5.5 V regardless of VCC (1.65–5.5 V), allowing direct connection of 5-V signals to its D and OE pins while operating at 1.8 V. Its outputs swing rail-to-rail, translating to the VCC domain.
What is the recommended pull-up resistor value for OE when tied to VCC?
TI recommends tying OE to VCC through a pullup resistor with minimum value determined by the driver's current-sinking capability. For standard CMOS drivers, 10 kΩ is typical; lower values (e.g., 4.7 kΩ) improve noise immunity in noisy environments without exceeding IOL ratings.
Is SN74LVC1G374DBVR pin-compatible with other 6-pin SOT-23 logic devices?
SN74LVC1G374DBVR uses standard SOT-23 (DBV) pinout per JEDEC MO-178: CLK(1), GND(2), D(3), OE(4), Q(5), VCC(6). It shares footprint compatibility with SN74LVC1G74DBVR and 74LVC1G373DBVR, but functional differences require schematic verification before substitution.
SN74LVC1G374DBVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Tri-State
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Clock Frequency:
- 175 MHz
- Max Propagation Delay @ V, Max CL:
- 4ns @ 5V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Iq):
- 10 µA
- Input Capacitance:
- 3 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
SN74LVC1G374DBVR FAQ
1.How can I place an order for SN74LVC1G374DBVR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC1G374DBVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC1G374DBVR reliable?
The price and inventory of SN74LVC1G374DBVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC1G374DBVR is usually 5 days.
3.What payment methods are accepted for SN74LVC1G374DBVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC1G374DBVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC1G374DBVR?
SN74LVC1G374DBVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC1G374DBVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC1G374DBVR?
For technical support, including SN74LVC1G374DBVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC1G374DBVR requirements.
6.How does Aetrix verify that SN74LVC1G374DBVR is sourced from the original manufacturer or authorized distributors?
All SN74LVC1G374DBVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC1G374DBVR meets industry standards.
7.What is the process for return or replacement of SN74LVC1G374DBVR?
All SN74LVC1G374DBVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC1G374DBVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC1G374DBVR part is unused and in its original packaging.
Return procedure for SN74LVC1G374DBVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC1G374DBVR Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

