Texas Instruments SN74LVC1G38DCKRG4
- Part No.:
- SN74LVC1G38DCKRG4
- Manufacturer:
- Texas Instruments
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
SN74LVC1G38DCKRG4.pdf
- Description:
- IC GATE NAND 1CH 2-INP SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:3,127
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC1G38 from Texas Instruments is a single 2-input NAND gate with open-drain output, designed for voltage translation and wired-OR logic applications. It operates from 1.65V to 5.5V VCC, supports 5V-tolerant inputs up to 5.5V, delivers ±24mA output drive at 3.3V, achieves 4.5ns max propagation delay at 3.3V/CL=30pF, and features Ioff for partial-power-down protection-used in HDMI hot-plug detection, I²C bus buffering, and level-shifting interfaces.
For engineers reviewing the SN74LVC1G38 datasheet, SN74LVC1G38 pinout, SN74LVC1G38 application, or SN74LVC1G38 equivalent, key selection criteria include open-drain compatibility with pull-up networks, overvoltage-tolerant inputs, Ioff-enabled system power sequencing, and SOT-SC70-5 package suitability for space-constrained consumer electronics PCBs.
Technical Context
The SN74LVC1G38 implements positive-logic Boolean function Y = A • B (or Y = Ā + B̅) using standard CMOS input stages and an open-drain NMOS output stage. Its Ioff circuitry actively disables all I/O pins when VCC = 0V, limiting leakage to ±10µA across –40°C to +125°C.
Input voltage tolerance extends to 5.5V independent of VCC, enabling robust interfacing between mixed-voltage domains. The output supports both up-translation (e.g., 1.8V input → 5V output via external pull-up) and down-translation (e.g., 5V input → 3.3V output), with switching performance validated at CL = 15pF, 30pF, and 50pF loads across full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65V to 5.5V - enables direct operation from 1.8V, 2.5V, 3.3V, or 5V rails without level shifters |
| Max tpd | 4.5ns at VCC = 3.3V, CL = 30pF - ensures timing compliance in high-speed digital control paths |
| IOL Drive | ±24mA at VCC = 3.3V - supports driving moderate capacitive loads or multiple parallel inputs |
| Ioff | ±10µA max at –40°C to +125°C - guarantees safe back-drive isolation during partial power-down sequences |
| Input Voltage Tolerance | Up to 5.5V regardless of VCC - allows direct connection to higher-voltage buses without clamping diodes |
| ESD Rating (HBM) | 2000V - meets industrial-grade handling requirements per JESD22-A114A |
| Operating Temperature | –40°C to +125°C - qualified for automotive cabin and industrial embedded environments |
Pinout & Package
SN74LVC1G38DCKRG4 uses the DCK (SOT-SC70-5) package: 2.0mm × 2.1mm body, 2.0mm × 1.25mm footprint, 0.65mm pitch, 5-pin surface-mount configuration with gull-wing leads.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input A | Standard CMOS input accepting 0V to 5.5V; requires external bias if unused |
| 2 | Input B | Standard CMOS input accepting 0V to 5.5V; must be tied to VCC or GND if unused |
| 3 | GND | Ground reference for logic thresholds and power return path |
| 4 | Output Y | Open-drain NMOS output - sinks current when active low; high-impedance otherwise; requires external pull-up |
| 5 | VCC | Positive supply (1.65V–5.5V); powers internal logic and enables Ioff behavior during power loss |
Key Features
| Feature | Design Value |
|---|---|
| Open-drain output architecture | Enables wired-OR bus topologies and bidirectional voltage translation without direction control signals |
| Ioff partial-power-down protection | Prevents back-current flow into powered-down sections, critical for hot-swap and multi-rail system integrity |
| 5.5V-tolerant inputs | Eliminates need for external voltage translators when interfacing with legacy 5V logic or analog switches |
| Low ICC (10µA max) | Reduces quiescent power in always-on subsystems such as wake-on-LAN or sensor monitoring circuits |
| Fast propagation delay (1.4ns typ at 3.3V) | Supports timing-critical functions like clock gating, reset synchronization, and interrupt arbitration |
Applications
| HDMI Hot-Plug Detection | I²C Bus Buffering |
|---|---|
Use Scenario: Detecting insertion/removal of HDMI cables in AV receivers and home theater systems. IC Role / Device Role / Timing Role: NAND gate configured as active-low enable for HPD signal conditioning and noise filtering. Use Value: Open-drain output interfaces directly with 5V HPD line; Ioff prevents leakage during system suspend states. |
Use Scenario: Isolating and extending I²C bus segments in embedded PCs and tablets. IC Role / Device Role / Timing Role: Level-shifting buffer between 3.3V microcontroller and 5V peripheral EEPROMs or sensors. Use Value: 5.5V-tolerant inputs accept 5V SDA/SCL; open-drain outputs match I²C electrical requirements without added components. |
| USB Type-C CC Line Logic | Smoke Detector Interconnect |
Use Scenario: Implementing CC line handshake logic in portable media players and mobile internet devices. IC Role / Device Role / Timing Role: NAND gate used in comparator output conditioning and CC voltage threshold detection. Use Value: Supports 1.8V–5.5V VCC range matching USB PD controller supplies; fast tpd ensures real-time response. |
Use Scenario: Interfacing smoke detector alarm outputs with microcontroller GPIOs in residential safety systems. IC Role / Device Role / Timing Role: Signal conditioner converting open-collector alarm pulses to clean logic-level interrupts. Use Value: ±24mA sink capability drives long traces reliably; –40°C to +125°C rating covers attic/wall cavity thermal extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NAND gate with open-drain output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G00DCKRG4 | Push-pull output instead of open-drain; no Ioff; identical VCC range and speed | Cannot perform wired-OR or voltage translation; unsuitable for I²C or bus arbitration | Select only when push-pull drive and absence of external pull-ups are required |
| NC7SZ03P5X | Same open-drain topology but rated only to +85°C; lower IOL (8mA at 3.3V); different pinout (pin 1 = VCC) | Limited to commercial-temperature consumer applications; not suitable for automotive or industrial use | Choose for cost-sensitive, non-extended-temperature designs where footprint compatibility permits |
Compared with SN74LVC1G38DCKRG4, SN74LVC1G00DCKRG4 lacks bus-sharing capability and fails in partial-power-down scenarios, while NC7SZ03P5X sacrifices thermal robustness and drive strength-making SN74LVC1G38DCKRG4 the optimal choice for extended-temperature, mixed-voltage, and fault-tolerant designs.
Availability
SN74LVC1G38DCKRG4 is available at Aetrix Electronics and suitable for HDMI interface design, I²C bus extension, and smoke detector interconnect requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SN74LVC1G38DCKRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in logic, power management, and signal chain solutions.
The SN74LVC1G38 belongs to TI's LVC low-voltage CMOS logic family, engineered for interoperability across voltage domains, low static power, and robust ESD performance in consumer, industrial, and automotive applications.
FAQ
What is the maximum operating temperature for SN74LVC1G38DCKRG4?
The SN74LVC1G38DCKRG4 is specified for continuous operation from –40°C to +125°C ambient temperature. This extended range is validated across all electrical parameters including propagation delay, output drive, and Ioff leakage, making SN74LVC1G38DCKRG4 suitable for under-hood automotive modules and industrial control enclosures where thermal margins are critical.
Does SN74LVC1G38DCKRG4 support 5V-tolerant inputs when powered from 1.8V?
Yes. SN74LVC1G38DCKRG4 accepts input voltages up to 5.5V regardless of VCC level-including when VCC = 1.8V. This overvoltage tolerance is achieved through internal clamp diodes and is explicitly guaranteed in the Absolute Maximum Ratings table, allowing SN74LVC1G38DCKRG4 to safely interface with 5V peripherals without external protection.
Can SN74LVC1G38DCKRG4 replace a standard push-pull NAND gate in existing designs?
SN74LVC1G38DCKRG4 can replace a push-pull NAND only if the circuit relies on open-drain functionality-such as wired-OR buses, I²C, or level translation. Its open-drain output requires an external pull-up resistor; omitting it will result in undefined HIGH states. For pure logic inversion without bus sharing, SN74LVC1G00DCKRG4 is the functional push-pull equivalent of SN74LVC1G38DCKRG4.
What is the purpose of Ioff in SN74LVC1G38DCKRG4, and how does it behave during power loss?
Ioff in SN74LVC1G38DCKRG4 disables all input and output pins when VCC drops to 0V, limiting leakage current to ±10µA. During power loss, this prevents back-driving of powered-down sections by live signals on A, B, or Y pins-protecting downstream circuitry and ensuring predictable system reset behavior. This feature is essential in multi-rail systems like SSD controllers and network projectors.
Is SN74LVC1G38DCKRG4 compatible with 15pF and 30pF load capacitances?
Yes. SN74LVC1G38DCKRG4 switching characteristics are fully characterized for CL = 15pF, 30pF, and 50pF loads across –40°C to +125°C. At 3.3V and CL = 30pF, tpd is 1.4ns (typ) to 4.5ns (max), confirming reliable operation in typical PCB trace and fanout scenarios. These values are published in Sections 5.6 and 5.7 of the official SN74LVC1G38 datasheet.
SN74LVC1G38DCKRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Open Drain
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 10 µA
- Current - Output High, Low:
- -, 32mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.7V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 3.9ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
SN74LVC1G38DCKRG4 FAQ
1.How can I place an order for SN74LVC1G38DCKRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC1G38DCKRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC1G38DCKRG4 reliable?
The price and inventory of SN74LVC1G38DCKRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC1G38DCKRG4 is usually 5 days.
3.What payment methods are accepted for SN74LVC1G38DCKRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC1G38DCKRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC1G38DCKRG4?
SN74LVC1G38DCKRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC1G38DCKRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC1G38DCKRG4?
For technical support, including SN74LVC1G38DCKRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC1G38DCKRG4 requirements.
6.How does Aetrix verify that SN74LVC1G38DCKRG4 is sourced from the original manufacturer or authorized distributors?
All SN74LVC1G38DCKRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC1G38DCKRG4 meets industry standards.
7.What is the process for return or replacement of SN74LVC1G38DCKRG4?
All SN74LVC1G38DCKRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC1G38DCKRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC1G38DCKRG4 part is unused and in its original packaging.
Return procedure for SN74LVC1G38DCKRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC1G38DCKRG4 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
