Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74LVC1G80DCKRG4

Name: SN74LVC1G80DCKRG4
Brand: Texas Instruments
SKU: SN74LVC1G80DCKRG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LVC1G80DCKRG4

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: SN74LVC1G80DCKRG4.pdf

Description:: IC FF D-TYPE SNGL 1BIT SC70-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,749

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LVC1G80DCKRG4 from Texas Instruments is a single positive-edge-triggered D-type flip-flop in SC70-5 package, operating from 1.65V to 5.5V V_CC, with 4.2ns max propagation delay at 3.3V, ±24mA output drive, and I_off support for partial-power-down mode. It functions as a synchronous storage element in clock-domain synchronization, frequency division, and data edge alignment circuits.

For engineers reviewing the SN74LVC1G80DCKRG4 datasheet, SN74LVC1G80DCKRG4 pinout, SN74LVC1G80DCKRG4 application, or SN74LVC1G80DCKRG4 equivalent, key selection criteria include its 5-pin SC70 footprint, 125°C operating temperature range, low 10µA ICC, over-voltage tolerant inputs (up to 5.5V), and compatibility with mixed-voltage logic interfacing in space-constrained industrial and portable electronics.

Technical Context

The SN74LVC1G80DCKRG4 implements a standard positive-edge-triggered D flip-flop architecture with no asynchronous preset or clear. Clock triggering occurs at a defined voltage threshold-not dependent on input slew rate-enabling robust operation with slower or noisy clocks when within specified Δt/Δv limits (e.g., 10 ns/V at 3.3V).

Its CMOS input structure supports down-translation (inputs accept up to 5.5V while V_CC ≥ 1.65V), and the balanced push-pull output delivers symmetrical ±24mA drive at 3.3V. The I_off feature actively disables outputs during power-down, blocking back-drive current and protecting powered-down subsystems.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 5.5V - enables direct interface with 1.8V, 2.5V, 3.3V, and 5V logic domains without level shifters
t_pd (max)	4.2ns at V_CC = 3.3V, T_A = –40°C to +85°C, C_L = 15pF - supports >200MHz clock operation in high-speed sampling paths
I_OH/I_OL	±24mA at V_CC = 3.3V - drives moderate capacitive loads (e.g., multiple gate inputs or short PCB traces) without external buffers
I_CC (max)	10µA - minimizes quiescent power in battery-powered or always-on monitoring circuits
I_off	±10µA - ensures safe isolation during partial power-down, preventing back-current into unpowered rails
Input Voltage Range	–0.5V to 5.5V - accepts 5V-tolerant signals even when V_CC = 1.8V, simplifying mixed-supply system design
Operating Temperature	–40°C to +125°C (DCK package) - qualified for under-hood automotive, industrial control, and telecom infrastructure use

Pinout & Package

SN74LVC1G80DCKRG4 uses the SC70-5 (SOT-SC70) package: 2.00mm × 1.25mm body, 0.65mm pitch, 5-terminal surface-mount configuration optimized for high-density PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
1 - D	Data input	Asynchronous data source synchronized to CLK↑; must meet t_su = 1.3ns (3.3V) before clock edge
2 - CLK	Clock input	Positive-edge-triggered control signal; voltage-level sensitive, not slew-rate dependent
3 - GND	Ground reference	Return path for all internal currents; requires low-inductance connection to minimize switching noise
4 - Q	Non-inverting output	Edge-aligned replica of D sampled at CLK↑; capable of sourcing/sinking ±24mA at 3.3V
5 - V_CC	Power supply	Primary bias rail (1.65–5.5V); requires local 0.1µF bypass capacitor per TI layout guidelines

Key Features

Feature	Design Value
NanoFree™ packaging	Die-as-package construction reduces footprint to 2.00mm × 1.25mm - eliminates bond wires and mold compound for improved thermal performance and reliability
Over-voltage tolerant inputs	Accepts 0–5.5V signals regardless of V_CC (≥1.65V) - enables direct connection to legacy 5V peripherals without external translators
Partial-power-down (I_off)	Outputs enter high-Z state with <±10µA leakage when V_CC = 0V - prevents back-driving and latch-up in multi-rail systems
Low dynamic power	C_pd = 25pF at 3.3V - limits switching current in high-frequency toggle applications like clock division
High ESD immunity	±2000V HBM - meets industrial handling requirements without additional protection circuitry

Applications

Test & Measurement Signal Conditioning	Enterprise Network Switching
Use Scenario: Capturing asynchronous trigger events from sensors or probes with precise timing alignment to a system master clock. IC Role / Device Role / Timing Role: Synchronizer that eliminates metastability by sampling asynchronous inputs on the rising edge of a clean, low-jitter clock. Use Value: Enables reliable capture of fast transient signals (e.g., pulse-width modulated sensor outputs) without race conditions or setup/hold violations.	Use Scenario: Implementing clock-domain crossing between PHY-layer timing and MAC-layer control logic in 10/100/1000BASE-T switch ASICs. IC Role / Device Role / Timing Role: Edge-triggered register used to align status flags or interrupt requests across independent clock domains. Use Value: Provides deterministic latency (≤4.2ns) and eliminates timing uncertainty in multi-clock SoC interconnects.
Telecom Infrastructure Timing	Personal Electronics Power Sequencing
Use Scenario: Dividing high-frequency reference clocks (e.g., 100MHz) to generate lower-rate enable signals for RF front-end modules or ADC/DAC sampling clocks. IC Role / Device Role / Timing Role: Toggle-mode frequency divider (Q→D feedback) producing exact ½× input frequency with minimal jitter addition. Use Value: Delivers sub-100ps period jitter growth due to low t_pd variation and tight setup/hold margins (t_su = 1.3ns, t_h = 0.9ns @ 3.3V).	Use Scenario: Controlling sequential power-up of PMIC rails or FPGA configuration banks using GPIO-initiated edge-triggered enable sequencing. IC Role / Device Role / Timing Role: Glitch-free state latch that converts a microcontroller's one-shot GPIO pulse into a stable, edge-synchronized enable signal. Use Value: Prevents race conditions during cold start by ensuring downstream regulators activate only after upstream supplies stabilize.

Test & Measurement Signal Conditioning

Enterprise Network Switching

Use Scenario: Capturing asynchronous trigger events from sensors or probes with precise timing alignment to a system master clock.

IC Role / Device Role / Timing Role: Synchronizer that eliminates metastability by sampling asynchronous inputs on the rising edge of a clean, low-jitter clock.

Use Value: Enables reliable capture of fast transient signals (e.g., pulse-width modulated sensor outputs) without race conditions or setup/hold violations.

Use Scenario: Implementing clock-domain crossing between PHY-layer timing and MAC-layer control logic in 10/100/1000BASE-T switch ASICs.

IC Role / Device Role / Timing Role: Edge-triggered register used to align status flags or interrupt requests across independent clock domains.

Use Value: Provides deterministic latency (≤4.2ns) and eliminates timing uncertainty in multi-clock SoC interconnects.

Telecom Infrastructure Timing

Personal Electronics Power Sequencing

Use Scenario: Dividing high-frequency reference clocks (e.g., 100MHz) to generate lower-rate enable signals for RF front-end modules or ADC/DAC sampling clocks.

IC Role / Device Role / Timing Role: Toggle-mode frequency divider (Q→D feedback) producing exact ½× input frequency with minimal jitter addition.

Use Value: Delivers sub-100ps period jitter growth due to low t_pd variation and tight setup/hold margins (t_su = 1.3ns, t_h = 0.9ns @ 3.3V).

Use Scenario: Controlling sequential power-up of PMIC rails or FPGA configuration banks using GPIO-initiated edge-triggered enable sequencing.

IC Role / Device Role / Timing Role: Glitch-free state latch that converts a microcontroller's one-shot GPIO pulse into a stable, edge-synchronized enable signal.

Use Value: Prevents race conditions during cold start by ensuring downstream regulators activate only after upstream supplies stabilize.

Equivalent & Alternatives

The following parts are listed as comparable options for similar D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G74DCKRG4	Dual D-type flip-flop in same SC70-5 package; includes asynchronous set/reset (SR) inputs	Required where power-on initialization or forced state control is needed; adds 2 pins' functional overhead	Choose when deterministic startup state or emergency reset capability is mandatory; otherwise SN74LVC1G80DCKRG4 offers smaller footprint and lower cost per function
NC7SZ74P5X	Single D-type flip-flop in SC70-5; operates only up to 3.6V V_CC; t_pd = 4.5ns (typ) at 3.3V	Limited to ≤3.6V systems; lacks I_off and 5.5V input tolerance	Select for cost-sensitive consumer designs with fixed 3.3V supply and no partial-power-down requirement

Compared with SN74LVC1G74DCKRG4 and NC7SZ74P5X, SN74LVC1G80DCKRG4 uniquely combines 5.5V input tolerance, full 1.65–5.5V operation, I_off-enabled power gating, and minimal 2.00mm × 1.25mm area-making it optimal for compact, mixed-voltage, and power-aware embedded timing applications.

Availability

SN74LVC1G80DCKRG4 is available at Aetrix Electronics and suitable for test and measurement instrumentation, enterprise network switching hardware, and telecom infrastructure requiring stable component supply across extended temperature and mixed-voltage environments.

Supply support for SN74LVC1G80DCKRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of expertise in high-reliability, low-power logic families.

The SN74LVC1G80DCKRG4 belongs to TI's LVC (Low-Voltage CMOS) logic portfolio, engineered for ultra-small form factor, wide V_CC range, and robust mixed-signal interfacing in space- and power-constrained industrial and communications systems.

FAQ

What is the maximum clock frequency supported by SN74LVC1G80DCKRG4?

The SN74LVC1G80DCKRG4 supports up to 160MHz clock frequency across its full operating temperature range (–40°C to +125°C) when V_CC = 1.8V, 2.5V, 3.3V, or 5V. This is validated under CL = 15pF load and accounts for worst-case timing margins including setup (t_su = 1.1ns min at 5V) and hold (t_h = 0.4ns min at 5V) requirements.

Does SN74LVC1G80DCKRG4 support partial power-down mode?

Yes, SN74LVC1G80DCKRG4 fully supports partial power-down via its I_off circuitry. When V_CC = 0V, all inputs and outputs enter a high-impedance state with leakage limited to ±10µA, preventing back-current flow into unpowered sections of the system-a critical feature for multi-rail power architectures.

Can SN74LVC1G80DCKRG4 interface with 5V logic while operating at 1.8V V_CC?

Yes, SN74LVC1G80DCKRG4 accepts input voltages up to 5.5V regardless of V_CC (1.65V–5.5V), enabling direct 5V-tolerant interfacing. For example, with V_CC = 1.8V, the D and CLK inputs safely accept 0–5V signals, eliminating need for external level translators in mixed-voltage systems.

What is the recommended bypass capacitor for SN74LVC1G80DCKRG4?

Texas Instruments recommends a 0.1µF ceramic bypass capacitor placed as close as possible between the V_CC (pin 5) and GND (pin 3) terminals of SN74LVC1G80DCKRG4. For enhanced noise suppression across frequencies, a parallel 1µF capacitor is also advised-both must be located within 2mm of the device to minimize inductance and ensure stable switching performance.

Is SN74LVC1G80DCKRG4 suitable for clock frequency division applications?

Yes, SN74LVC1G80DCKRG4 is commonly used in toggle-mode frequency division (Q→D feedback). Its precise edge-triggered behavior, low propagation delay (4.2ns max at 3.3V), and tight timing margins (t_su/t_h) ensure accurate ½× clock division with minimal added jitter-validated in TI's Figure 8-1 and Section 8.1 application notes.

SN74LVC1G80DCKRG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Function:: Standard

Type:: D-Type

Output Type:: Inverted

Number of Elements:: 1

Number of Bits per Element:: 1

Clock Frequency:: 160 MHz

Max Propagation Delay @ V, Max CL:: 4.5ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Iq):: 10 µA

Input Capacitance:: 3.5 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-70-5

SN74LVC1G80DCKRG4 FAQ

1.How can I place an order for SN74LVC1G80DCKRG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LVC1G80DCKRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LVC1G80DCKRG4 reliable?

The price and inventory of SN74LVC1G80DCKRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC1G80DCKRG4 is usually 5 days.

3.What payment methods are accepted for SN74LVC1G80DCKRG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC1G80DCKRG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LVC1G80DCKRG4?

SN74LVC1G80DCKRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LVC1G80DCKRG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LVC1G80DCKRG4?

For technical support, including SN74LVC1G80DCKRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC1G80DCKRG4 requirements.

6.How does Aetrix verify that SN74LVC1G80DCKRG4 is sourced from the original manufacturer or authorized distributors?

All SN74LVC1G80DCKRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC1G80DCKRG4 meets industry standards.

7.What is the process for return or replacement of SN74LVC1G80DCKRG4?

All SN74LVC1G80DCKRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC1G80DCKRG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LVC1G80DCKRG4 part is unused and in its original packaging.

Return procedure for SN74LVC1G80DCKRG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…