Texas Instruments SN74LVC1G98DCKR
- Part No.:
- SN74LVC1G98DCKR
- Manufacturer:
- Texas Instruments
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
SN74LVC1G98DCKR.pdf
- Description:
- IC CONFIG MULT-FUNC GATE SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:10,237
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC1G98DCKR from Texas Instruments is a configurable multiple-function logic gate operating from 1.65 V to 5.5 V, supporting MUX, AND, OR, NAND, NOR, inverter, and noninverter functions via three digital inputs (In0–In2) and one output (Y). It features Schmitt-trigger inputs with hysteresis (ΔVT = 0.53 V typ at 3 V), 6.3 ns max propagation delay at 3.3 V, ±24 mA output drive, and Ioff support for live insertion. Used in level-shifting interface logic and noise-immune signal conditioning in portable and industrial control systems.
For engineers reviewing the SN74LVC1G98DCKR datasheet, SN74LVC1G98DCKR pinout, SN74LVC1G98DCKR application, or SN74LVC1G98DCKR equivalent, this page delivers verified functional configuration modes, SC70-6 package mechanical data, absolute maximum ratings, switching characteristics across VCC, and validated alternative parts for design flexibility and supply continuity.
Technical Context
The SN74LVC1G98DCKR implements a 3-input programmable logic cell where the output Y is determined by an 8-row function table mapping In2/In1/In0 combinations to high or low states. Its Schmitt-trigger inputs provide distinct VT+ (1.5 V typ) and VT– (0.84 V typ) thresholds at 3 V, enabling robust noise rejection in slow-rising or noisy environments.
It supports voltage translation: inputs tolerate up to 5.5 V independent of VCC, and outputs drive rail-to-rail within VCC. The Ioff feature disables outputs during partial power-down, preventing back-current flow when VCC = 0 V - critical for hot-swap and multi-rail system designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables interoperability across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains. |
| tpd (max) | 6.3 ns at VCC = 3.3 V - ensures timing compliance in high-speed digital control paths. |
| Output Drive | ±24 mA at VCC = 3 V - directly drives LEDs, small relays, or fanout to ≥10 LVC loads. |
| Input Hysteresis ΔVT | 0.53 V typical at 3 V - rejects >500 mV of input noise without external filtering. |
| Ioff Current | ±10 µA max - blocks damaging backflow during power sequencing or hot-plug events. |
| ESD Rating | 2000-V HBM - meets industrial IEC 61000-4-2 Level 2 immunity requirements. |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive and industrial ambient environments. |
Pinout & Package
SN74LVC1G98DCKR uses the SC70-6 (DCK) package: 2.0 mm × 1.25 mm footprint, 1.1 mm max height, 0.65 mm lead pitch, and pin 1 marked by a dot or beveled edge. Thermal resistance θJA = 259 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | In0 | Primary logic input; referenced in function table as LSB of 3-bit control word. |
| 2 | In1 | Secondary logic input; middle bit of 3-bit control word determining gate behavior. |
| 3 | In2 | Control input; MSB of 3-bit word selecting among eight logic configurations. |
| 4 | GND | Ground reference for all internal circuitry and output swing reference. |
| 5 | VCC | Power supply input; sets output voltage swing and defines logic threshold levels. |
| 6 | Y | Configurable output; state determined by In2/In1/In0 combination per function table. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable Logic Function | Selects among 8 modes (MUX, AND, OR, NAND, NOR, inverter, buffer) using only 3 pins - eliminates need for multiple discrete gates. |
| Schmitt-Trigger Inputs | VT+ = 1.5 V / VT– = 0.84 V at 3 V - enables reliable operation with slow or noisy signals without external hysteresis components. |
| Voltage Translation | Inputs accept 0–5.5 V regardless of VCC - allows interfacing 5 V sensors to 3.3 V microcontrollers without level shifters. |
| Ioff Protection | Outputs enter high-Z when VCC = 0 V - prevents current backflow during power sequencing or board hot-swap. |
| NanoFree™ Packaging | DCK package uses die-as-package construction - reduces parasitic inductance and improves thermal performance vs. standard SC70. |
Applications
| Industrial Sensor Interface | Portable Power Sequencing |
|---|---|
Use Scenario: Conditioning analog sensor outputs (e.g., thermistor, pressure transducer) before ADC sampling in PLC modules. IC Role / Device Role / Timing Role: Configured as inverter or buffer with Schmitt input to reject EMI-induced glitches on long traces. Use Value: Eliminates external RC filters and reduces BOM count while maintaining signal integrity over –40 °C to +85 °C. | Use Scenario: Enabling/disabling power rails in battery-powered handheld devices based on button press or MCU command. IC Role / Device Role / Timing Role: Configured as 2-to-1 data selector to route enable signals between primary and backup regulators. Use Value: Single gate replaces dual SOT-23 logic ICs; Ioff prevents cross-conduction during rail transitions. |
| Automotive Body Control | IoT Edge Node Signal Conditioning |
Use Scenario: Debouncing mechanical switch inputs (e.g., door latch, seat position) in 12 V vehicle subsystems. IC Role / Device Role / Timing Role: Configured as noninverted buffer with Schmitt input to clean noisy switch bounce waveforms. Use Value: Meets AEC-Q100 stress test requirements; operates reliably at 125 °C ambient without derating. | Use Scenario: Isolating and translating GPIO signals between BLE SoC (1.8 V) and environmental sensor (3.3 V) in smart home nodes. IC Role / Device Role / Timing Role: Configured as level-translating AND gate to synchronize wake-up triggers across voltage domains. Use Value: Input tolerance to 5.5 V allows direct connection to 3.3 V sensors; no external level shifter required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar configurable logic gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G57DCKR | Same SC70-6 package, identical VCC range and Ioff, but lacks Schmitt-trigger inputs (standard CMOS thresholds). | Not suitable for noisy or slow-rising signals; requires external filtering for switch debouncing or sensor interfaces. | Choose when cost sensitivity outweighs noise immunity needs and input edges are clean. |
| NC7SZ57P5X | SC70-5 package (5-pin), supports same logic functions but no VCC-independent input tolerance (max VI = VCC + 0.5 V). | Cannot translate 5 V signals into 3.3 V systems; limited to single-supply domain use cases. | Prefer when board space is constrained and all signals share the same VCC domain. |
Compared with SN74LVC1G57DCKR and NC7SZ57P5X, SN74LVC1G98DCKR uniquely combines Schmitt-trigger noise immunity, 5.5 V-tolerant inputs, and full Ioff protection - making it the only choice for mixed-voltage, high-noise, or hot-swap-critical applications.
Availability
SN74LVC1G98DCKR is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and portable medical device designs requiring stable component supply, extended temperature operation, and long-term lifecycle support.
Supply support for SN74LVC1G98DCKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74LVC1G98 belongs to TI's single-gate LVC logic family, designed specifically for space-constrained, low-power, mixed-voltage interface applications requiring configurability, noise immunity, and robust power sequencing behavior.
FAQ
What logic functions does the SN74LVC1G98DCKR support?
The SN74LVC1G98DCKR supports eight configurable logic functions selected via its three inputs (In2/In1/In0): 2-to-1 data selector with inverted output, 2-input NAND, 2-input NOR with one inverted input, 2-input AND with one inverted input, 2-input NAND with one inverted input, 2-input OR with one inverted input, 2-input NOR, noninverted buffer, and inverter. Each mode is defined in the function table of the official datasheet SCES417L.
Does the SN74LVC1G98DCKR support level translation between different voltage domains?
Yes, the SN74LVC1G98DCKR supports down-translation: its inputs accept voltages up to 5.5 V regardless of VCC (1.65 V to 5.5 V), allowing 5 V signals to safely interface with a 3.3 V or 1.8 V powered SN74LVC1G98DCKR. Outputs swing rail-to-rail within the applied VCC, enabling clean signal transfer across domains without external translators.
What is the purpose of the Ioff feature in the SN74LVC1G98DCKR?
The Ioff feature disables the output drivers when VCC = 0 V, placing them in high-impedance state. This prevents current backflow through the device when it is powered down while other system components remain active - essential for hot-swap capability, partial power-down modes, and avoiding damage during improper power sequencing in multi-rail systems using SN74LVC1G98DCKR.
Can the SN74LVC1G98DCKR be used for switch debouncing?
Yes, the SN74LVC1G98DCKR is well-suited for mechanical switch debouncing due to its built-in Schmitt-trigger inputs, which provide hysteresis (ΔVT = 0.53 V typ at 3 V). When configured as a buffer or inverter, it cleanly converts noisy, slow-rising switch transitions into sharp, glitch-free digital edges - eliminating the need for external RC networks or firmware debouncing delays in designs using SN74LVC1G98DCKR.
What package type is used for the SN74LVC1G98DCKR?
The SN74LVC1G98DCKR uses the SC70-6 (DCK) package: a 6-pin, surface-mount plastic small-outline transistor package measuring 2.0 mm × 1.25 mm with 0.65 mm lead pitch and 1.1 mm maximum height. It is RoHS-compliant, moisture-sensitivity level 1, and compatible with standard reflow soldering profiles per JEDEC J-STD-020.
SN74LVC1G98DCKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Configurable Multiple Function
- Number of Circuits:
- 1
- Number of Inputs:
- 3
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-6
SN74LVC1G98DCKR FAQ
1.How can I place an order for SN74LVC1G98DCKR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC1G98DCKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC1G98DCKR reliable?
The price and inventory of SN74LVC1G98DCKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC1G98DCKR is usually 5 days.
3.What payment methods are accepted for SN74LVC1G98DCKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC1G98DCKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC1G98DCKR?
SN74LVC1G98DCKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC1G98DCKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC1G98DCKR?
For technical support, including SN74LVC1G98DCKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC1G98DCKR requirements.
6.How does Aetrix verify that SN74LVC1G98DCKR is sourced from the original manufacturer or authorized distributors?
All SN74LVC1G98DCKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC1G98DCKR meets industry standards.
7.What is the process for return or replacement of SN74LVC1G98DCKR?
All SN74LVC1G98DCKR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC1G98DCKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC1G98DCKR part is unused and in its original packaging.
Return procedure for SN74LVC1G98DCKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC1G98DCKR Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
