Texas Instruments SN74LVC2G126DCTRE4
- Part No.:
- SN74LVC2G126DCTRE4
- Manufacturer:
- Texas Instruments
- Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Datasheet:
-
SN74LVC2G126DCTRE4.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V SM8
- Quantity:
- Payment:

- Shipping:

Inventory:3,860
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC2G126DCTRE4 from Texas Instruments is a dual non-inverting 3-state buffer/line driver with Schmitt-trigger inputs, operating from 1.65 V to 5.5 V supply, supporting 5 V-tolerant I/O, ±24 mA output drive at 3.0 V, and IOFF partial power-down protection. It enables bidirectional voltage translation between 3.3 V and 5 V logic domains in compact embedded bus interfaces.
For engineers reviewing the SN74LVC2G126DCTRE4 datasheet, SN74LVC2G126DCTRE4 pinout, SN74LVC2G126DCTRE4 application, or SN74LVC2G126DCTRE4 equivalent, key selection criteria include 3-state control timing (enable/disable < 6 ns at 3.3 V), input hysteresis for slow-edge noise immunity, IOFF current blocking during power-down, and VSSOP8 package compatibility with high-density PCB layouts.
Technical Context
This device implements two independent non-inverting buffers, each with active-HIGH output enable (nOE) controlling high-impedance OFF-state. Schmitt-trigger inputs provide ≥0.3 V hysteresis across all supply voltages, enabling robust operation with slow-rising signals. The IOFF circuit actively disables outputs when VCC = 0 V, preventing backflow current up to 5.5 V on I/O pins.
It complies with JEDEC standards JESD8-7 (1.65–1.95 V), JESD8-5 (2.3–2.7 V), and JESD8-B/JESD36 (2.7–3.6 V), and supports full operation from −40 °C to +125 °C. Input voltage range extends to 5.5 V regardless of VCC, allowing direct interfacing with 5 V TTL and CMOS logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - Enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V systems without level shifters. |
| I/O Voltage Tolerance | 5 V tolerant - Inputs and outputs accept up to 5.5 V regardless of VCC, permitting safe connection to legacy 5 V buses. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - Sufficient to drive standard 50 Ω transmission lines or multiple CMOS loads without external buffering. |
| Propagation Delay | 0.5–5.4 ns (VCC = 3.0–3.6 V) - Ensures sub-6 ns signal path latency for high-speed data routing in FPGA I/O expansion or microcontroller peripheral buses. |
| IOFF Leakage Current | ±10 µA max at VCC = 0 V - Limits backflow current during hot-swap or partial power-down, protecting upstream drivers and downstream loads. |
| Input Hysteresis | ≥0.3 V typical - Rejects noise on slow-rising clock or control signals in industrial sensor interfaces or mechanical switch debouncing circuits. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive, industrial motor control, and outdoor communications equipment. |
Pinout & Package
VSSOP8 package: plastic very thin shrink small outline package, 8 leads, body width 2.3 mm, lead pitch 0.5 mm, pin 1 indicator at lower-left corner below marking code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1OE) | Output Enable Input (Channel 1) | Active-HIGH control: drives Channel 1 output (1Y) to high-impedance when LOW; synchronizes bus release timing. |
| 2 (1A) | Data Input (Channel 1) | Non-inverting input with Schmitt trigger - accepts slow edges and rejects noise; connects to microcontroller GPIO or FPGA output. |
| 3 (2Y) | Data Output (Channel 2) | Inverted position in VSSOP8 pinout - delivers buffered, 3-state output to downstream bus segment or ADC interface line. |
| 4 (GND) | Ground Reference | 0 V reference for all I/O and internal logic; requires low-inductance connection to system ground plane. |
| 5 (2A) | Data Input (Channel 2) | Independent non-inverting input - enables dual-channel isolation for separate control/data paths in I²C or SPI auxiliary lines. |
| 6 (1Y) | Data Output (Channel 1) | Primary buffered output - drives load capacitance up to 50 pF while maintaining < 0.55 V VOL at 24 mA sink. |
| 7 (2OE) | Output Enable Input (Channel 2) | Independent active-HIGH enable - allows asymmetric channel control for time-multiplexed bus arbitration or fault-isolation schemes. |
| 8 (VCC) | Supply Voltage | Power rail for internal logic and output drivers; requires local 100 nF ceramic decoupling adjacent to pin 8. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 3-state buffers | Enables isolated control of two bidirectional data lanes - e.g., separate address and data enable in memory-mapped peripherals. |
| Schmitt-trigger inputs | Provides ≥0.3 V hysteresis to reject EMI-induced glitches on long traces or unshielded cables in factory automation I/O modules. |
| IOFF partial power-down | Blocks current flow when VCC = 0 V - critical for hot-plug PCIe add-in cards or modular sensor nodes with staggered power sequencing. |
| 5 V tolerant I/O | Eliminates need for external level translators when interfacing TI MSP430 (3.3 V) with legacy 5 V UART transceivers or display controllers. |
| Low dynamic power (CPD = 17 pF) | Reduces switching power by >60% vs. older LVT logic - extends battery life in portable medical monitors using intermittent sensor polling. |
Applications
| Industrial Sensor Interface | FPGA I/O Expansion |
|---|---|
Use Scenario: Connecting analog sensor front-ends with slow-rising enable signals to a 3.3 V microcontroller ADC subsystem. IC Role / Device Role / Timing Role: Dual buffer isolates noisy sensor power domain from clean MCU domain while translating 5 V sensor enable pulses to 3.3 V logic levels. Use Value: Schmitt-trigger inputs eliminate false triggers from EMI on 10 cm sensor harnesses; IOFF prevents leakage during MCU sleep mode. | Use Scenario: Extending limited FPGA I/O banks to drive multiple SPI flash devices and EEPROMs on a dense carrier board. IC Role / Device Role / Timing Role: 3-state buffers act as bidirectional bus switches, enabling shared SPI MISO/MOSI lines among four peripherals via FPGA-controlled OE signals. Use Value: Sub-6 ns propagation delay ensures setup/hold timing margins at 25 MHz SPI clock; VSSOP8 footprint saves >40% board area vs. SOIC-8 alternatives. |
| Automotive Body Control Module | Portable Medical Monitor |
Use Scenario: Level-shifting LIN bus wake-up signals and door-lock actuator commands between 5 V power management IC and 3.3 V body controller MCU. IC Role / Device Role / Timing Role: Non-inverting buffer translates 5 V wake pulse to MCU-compatible 3.3 V level while providing noise margin against alternator ripple. Use Value: −40 °C to +125 °C rating ensures reliability in engine bay environments; 5 V tolerance avoids damage from load-dump transients. | Use Scenario: Isolating low-power patient sensor inputs (ECG, SpO₂) from higher-voltage display backlight drivers in battery-operated handheld units. IC Role / Device Role / Timing Role: Dual buffer separates analog front-end domain from digital display domain, with independent OE control for power-gating unused channels. Use Value: IOFF blocks leakage current during deep-sleep mode, extending 7-day battery life; CPD = 17 pF minimizes dynamic power in always-on monitoring states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G125DCTRE4 | Inverting logic function (non-inverting buffer replaced with inverter); identical pinout, specs, and package. | Requires logic inversion in signal path - unsuitable where polarity must be preserved (e.g., clock distribution). | Select only if system-level logic design accommodates inverted enable or data signals; otherwise use SN74LVC2G126DCTRE4 for direct replacement. |
| 74LVC2G126DCUR | VSSOP8 vs. X2SON8 (1.0 × 1.5 mm); same electrical specs but 45% smaller footprint and no leads. | Enables ultra-compact designs (wearables, hearing aids); requires rework of solder stencil and pick-and-place programming. | Choose SN74LVC2G126DCTRE4 for proven manufacturability in medium-volume industrial PCBs; select DCUR only for space-constrained consumer designs. |
Compared with SN74LVC2G125DCTRE4, SN74LVC2G126DCTRE4 preserves signal polarity essential for clock and control lines; compared with 74LVC2G126DCUR, it offers easier assembly and thermal relief via gull-wing leads while retaining identical electrical behavior and temperature rating.
Availability
SN74LVC2G126DCTRE4 is available at Aetrix Electronics and suitable for industrial sensor interfaces, FPGA I/O expansion, automotive body control modules, and portable medical monitors requiring stable component supply across extended temperature ranges.
Supply support for SN74LVC2G126DCTRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
SN74LVC2G126DCTRE4 belongs to the LVC logic family designed for low-voltage, high-speed, 5 V-tolerant interfacing in space-constrained embedded systems with mixed-voltage domains.
FAQ
What is the maximum input voltage allowed on SN74LVC2G126DCTRE4 pins when VCC = 0 V?
The SN74LVC2G126DCTRE4 supports input voltages up to 5.5 V even when powered down (VCC = 0 V), thanks to its IOFF circuitry. This feature prevents damaging backflow current and enables safe hot-swap operation in modular systems where SN74LVC2G126DCTRE4 interfaces with live 5 V buses during power sequencing.
Does SN74LVC2G126DCTRE4 support true bidirectional data flow?
No, SN74LVC2G126DCTRE4 is a dual non-inverting unidirectional buffer with independent 3-state control per channel. Each channel (1A→1Y, 2A→2Y) flows in one direction only. Bidirectional operation requires external control logic or complementary devices like the SN74LVC2G66 for analog switching.
What is the typical propagation delay of SN74LVC2G126DCTRE4 at 3.3 V supply?
At VCC = 3.3 V and ambient temperature, the typical propagation delay (tpd) of SN74LVC2G126DCTRE4 is 2.4 ns, with a maximum of 5.4 ns over −40 °C to +125 °C. This ensures reliable timing closure in 100+ MHz digital interfaces when used for clock fanout or data path extension.
Can SN74LVC2G126DCTRE4 replace older 74LS or 74HC logic in existing designs?
Yes, SN74LVC2G126DCTRE4 can replace 74LS244 or 74HC244 in many cases due to its 5 V-tolerant inputs, compatible pinout (VSSOP8), and improved speed/power trade-off. However, verify that the active-HIGH OE polarity and Schmitt-trigger inputs align with legacy timing requirements before drop-in substitution.
Is SN74LVC2G126DCTRE4 RoHS compliant and halogen-free?
Yes, SN74LVC2G126DCTRE4 is RoHS compliant and halogen-free per Texas Instruments' official product documentation. The "E4" suffix denotes green packaging, confirming compliance with JEDEC JS709 and IPC-1752 standards for environmentally sensitive electronics manufacturing.
SN74LVC2G126DCTRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SM8
SN74LVC2G126DCTRE4 FAQ
1.How can I place an order for SN74LVC2G126DCTRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC2G126DCTRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC2G126DCTRE4 reliable?
The price and inventory of SN74LVC2G126DCTRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC2G126DCTRE4 is usually 5 days.
3.What payment methods are accepted for SN74LVC2G126DCTRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC2G126DCTRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC2G126DCTRE4?
SN74LVC2G126DCTRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC2G126DCTRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC2G126DCTRE4?
For technical support, including SN74LVC2G126DCTRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC2G126DCTRE4 requirements.
6.How does Aetrix verify that SN74LVC2G126DCTRE4 is sourced from the original manufacturer or authorized distributors?
All SN74LVC2G126DCTRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC2G126DCTRE4 meets industry standards.
7.What is the process for return or replacement of SN74LVC2G126DCTRE4?
All SN74LVC2G126DCTRE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC2G126DCTRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC2G126DCTRE4 part is unused and in its original packaging.
Return procedure for SN74LVC2G126DCTRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC2G126DCTRE4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

