Texas Instruments SN74LVC3G97BQAR
- Part No.:
- SN74LVC3G97BQAR
- Manufacturer:
- Texas Instruments
- Package:
- 14-WFQFN Exposed Pad
- Datasheet:
-
SN74LVC3G97BQAR.pdf
- Description:
- THREE-CHANNEL 1.2V-TO-3.6V MULTI
- Quantity:
- Payment:

- Shipping:

Inventory:2,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVC3G97BQAR from Texas Instruments is a configurable triple-function logic gate IC with Schmitt-trigger inputs, operating from 1.1V to 3.6V supply, supporting MUX/AND/OR/NAND/NOR/inverter/non-inverter logic modes per channel, and featuring 5.5V-tolerant inputs for robust interfacing in mixed-voltage systems such as power sequencing and signal enable circuits.
For engineers reviewing the SN74LVC3G97BQAR datasheet, SN74LVC3G97BQAR pinout, SN74LVC3G97BQAR application, or SN74LVC3G97BQAR equivalent, key selection considerations include its 14-pin WQFN (BQA) package, 3-channel independent configuration, Schmitt-trigger noise immunity (ΔVT ≥ 0.07 V), propagation delay down to 5.6 ns at 3.3V, and ±24 mA output drive capability.
Technical Context
The SN74LVC3G97BQAR implements three independent 3-input configurable logic blocks, each mapping A/B/C inputs to Y output via an 8-row function table. Each channel supports seven selectable logic functions determined by input state combinations-not programmable via control pins but configured statically by wiring.
Its Schmitt-trigger inputs provide hysteresis (ΔVT = 0.07–1.2 V depending on VCC), enabling reliable operation with slow-rising or noisy signals, while balanced CMOS push-pull outputs deliver symmetrical sourcing/sinking up to ±24 mA at 3V, with 5.5V input tolerance allowing direct interface to higher-voltage peripherals without level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.1 V to 3.6 V - Enables single-supply operation across low-power MCU I/O domains (1.8 V, 2.5 V, 3.3 V). |
| Input Voltage Tolerance | 5.5 V - Allows safe connection to 5 V logic or analog signals without external clamping or level translation. |
| Propagation Delay (tpd) | 5.6 ns at 3.3 V, CL = 50 pF - Supports timing-critical signal conditioning up to ~178 MHz toggle rate. |
| Output Drive Strength | ±24 mA at 3 V - Sufficient to drive multiple standard CMOS loads or moderate capacitive traces directly. |
| Hysteresis (ΔVT) | Min 0.07 V at 1.1 V, up to 1.2 V at 3.6 V - Rejects noise spikes ≤ 1.2 V peak-to-peak on input lines. |
| ESD Rating (HBM) | ±2000 V - Meets industrial-grade handling requirements without additional protection circuitry. |
| Operating Temperature | –40 °C to +125 °C - Qualified for automotive under-hood and industrial control environments. |
Pinout & Package
SN74LVC3G97BQAR uses a 14-pin WQFN package (BQA) with 3 mm × 2.5 mm body size, exposed thermal pad (internally connected to GND or left floating), and 0.5 mm pitch. Pin 1 is A1; pin 7 is GND; pin 14 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1, A2, A3 | Input A per channel | First logic input for Channel 1/2/3 - wired to select function mode per 3-bit truth table. |
| B1, B2, B3 | Input B per channel | Second logic input for Channel 1/2/3 - determines output state jointly with A and C inputs. |
| C1, C2, C3 | Input C per channel | Third logic input / select line - configures logic type (e.g., C = H selects MUX pass-A, C = L selects pass-B). |
| Y1, Y2, Y3 | Output Y per channel | Configurable logic output - drives downstream logic, enables, or combines signals with noise immunity. |
| VCC | Positive supply | Single power rail (1.1–3.6 V); requires local 0.1 µF bypass capacitor adjacent to pin. |
| GND | Ground reference | Return path for all channels; connects to PCB ground plane for thermal and noise performance. |
| Thermal Pad | Thermal & electrical reference | Exposed pad beneath package - recommended to connect to GND plane for improved thermal dissipation (RθJB = 70.9 °C/W). |
Key Features
| Feature | Design Value |
|---|---|
| Configurable logic per channel | Eight input patterns map to seven functions (MUX, AND, OR, NAND, NOR, inverter, non-inverter) - eliminates need for multiple discrete gates. |
| Schmitt-trigger inputs | Hysteresis range 0.07–1.2 V - enables clean switching with slow edges (e.g., thermistor-based power-good signals) and rejects EMI. |
| 5.5 V tolerant inputs | Operates safely with 5 V signals while powered from 1.8 V or 3.3 V - removes level-shifter requirement in mixed-voltage systems. |
| Low quiescent current | ICC ≤ 40 µA at 3.6 V - minimizes standby power in battery-backed or always-on subsystems. |
| High latch-up immunity | Exceeds 250 mA per JESD17 - ensures robustness against transient overcurrent events in industrial environments. |
Applications
| Power Sequencing Control | Signal Enable / Gate |
|---|---|
Use Scenario: Coordinating startup order of multiple voltage rails (e.g., core, I/O, analog) in FPGA or SoC systems to prevent latch-up or brownout. IC Role / Device Role / Timing Role: Configured as 3-input AND gate per rail, where all upstream "power good" signals must be asserted before enabling downstream regulator EN pin. Use Value: Eliminates discrete AND gate array; Schmitt inputs tolerate slow-rising PG signals from DC/DC converters without oscillation. |
Use Scenario: Enabling digital subsystems (e.g., sensor interface, display driver) only when host MCU GPIO and system ready flag are both active. IC Role / Device Role / Timing Role: Acts as dual-input AND gate with one channel, using Schmitt inputs to debounce mechanical switch or open-drain status signal. Use Value: Prevents false triggering from contact bounce or bus noise; 5.5 V tolerance allows direct interface to legacy 5 V status lines. |
| Multi-Source Signal Combining | Noise-Immune Logic Interface |
Use Scenario: Merging "fault" signals from three independent sensors (temperature, current, voltage) into a single system alert line. IC Role / Device Role / Timing Role: Configured as 3-input OR gate per channel, asserting output if any input goes high (fault condition). Use Value: Reduces BOM count vs. discrete diode-OR; push-pull output drives long traces or optocoupler LEDs directly. |
Use Scenario: Interfacing slow analog comparator outputs or thermistor divider signals to fast digital logic without added filtering. IC Role / Device Role / Timing Role: Functions as inverter or buffer with Schmitt-trigger input - cleans up marginal transitions before clock or interrupt input. Use Value: Hysteresis (≥0.3 V typical at 2.5 V) rejects noise that would cause chatter on standard CMOS inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar configurable logic gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G97DBVR | Single-channel version in SOT-23-6; same logic configurability and Schmitt inputs, but no multi-channel integration. | Used when only one configurable gate is needed; lacks space-saving advantage of triple-channel integration. | Select for minimal footprint in ultra-low-pin-count designs where channel count is not constrained. |
| SN74LVC3G04DCUR | Triple inverter only (no configurable logic); same 14-pin VSSOP package, 1.65–5.5 V supply, but no Schmitt inputs or function selection. | Applicable only for fixed inversion; cannot replace MUX/AND/OR functionality or provide noise immunity. | Choose only if design requires simple buffering/inversion without configurability or noise rejection. |
Compared with SN74LVC3G97BQAR, SN74LVC1G97DBVR offers identical logic flexibility per channel but requires three devices for triple functionality-increasing board area and assembly cost-while SN74LVC3G04DCUR lacks both configurability and Schmitt inputs, limiting use to clean-signal environments.
Availability
SN74LVC3G97BQAR is available at Aetrix Electronics and suitable for power sequencing control, signal enable gating, multi-source fault combining, and noise-immune logic interfacing requiring stable component supply across automotive, industrial, and embedded computing programs.
Supply support for SN74LVC3G97BQAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and logic solutions with emphasis on reliability, precision, and energy efficiency across industrial, automotive, and communications markets.
The SN74LVC3G97BQAR belongs to TI's LVC low-voltage logic family, designed specifically for flexible, noise-immune signal conditioning in space-constrained, mixed-voltage embedded systems where traditional fixed-function gates lack adaptability.
FAQ
What logic functions does the SN74LVC3G97BQAR support per channel?
The SN74LVC3G97BQAR supports seven configurable logic functions per channel-MUX, AND, OR, NAND, NOR, inverter, and non-inverter-determined by the eight possible combinations of its three inputs (A, B, C). No external programming is required; configuration is static and defined by input wiring per the function table in the datasheet. Each of the three channels operates independently, enabling heterogeneous logic implementation within a single 14-pin WQFN package.
Does the SN74LVC3G97BQAR require external pull-up or pull-down resistors on unused inputs?
Yes, unused inputs on the SN74LVC3G97BQAR must be terminated to either VCC or GND to prevent floating states that could cause undefined outputs or increased power consumption. While Schmitt-trigger inputs tolerate slow transitions, they do not eliminate the need for proper biasing. A 10-kΩ resistor is commonly used for pull-up/pull-down due to compatibility with leakage current limits (±5 µA max) and transition rate requirements. Direct connection is acceptable if the input is permanently unused.
Can the SN74LVC3G97BQAR operate with a 5 V supply?
No, the SN74LVC3G97BQAR has a maximum recommended supply voltage of 3.6 V and absolute maximum VCC of 6.5 V-but sustained operation above 3.6 V violates its Recommended Operating Conditions and risks parametric failure or reduced reliability. However, its inputs are 5.5 V tolerant, meaning it can safely accept 5 V logic signals while powered from 1.8 V or 3.3 V, eliminating level shifters in mixed-voltage interfaces.
How does the Schmitt-trigger input improve noise immunity on the SN74LVC3G97BQAR?
The Schmitt-trigger input on the SN74LVC3G97BQAR provides hysteresis (ΔVT), with minimum values ranging from 0.07 V at 1.1 V supply to 1.2 V at 3.6 V. This means the input threshold for detecting a rising edge (VT+) is significantly higher than for a falling edge (VT−), preventing multiple toggles caused by noise or slow edges. For example, at 3.3 V, noise spikes under ~1.2 V peak-to-peak will not trigger false transitions-critical for interfacing with thermistors, comparators, or long PCB traces.
What is the thermal pad connection recommendation for the SN74LVC3G97BQAR (BQA package)?
The exposed thermal pad on the SN74LVC3G97BQAR's BQA package should be connected to the PCB ground plane using multiple thermal vias to optimize heat dissipation. TI specifies RθJB = 70.9 °C/W with this connection, significantly lower than the 93.8 °C/W for the TSSOP variant. Leaving the pad unconnected or floating degrades thermal performance and may limit sustained output current capability. Do not connect the pad to any signal or supply other than GND.
SN74LVC3G97BQAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 14-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Configurable Multiple Function
- Number of Circuits:
- 1
- Number of Inputs:
- 3
- Schmitt Trigger Input:
- Yes
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 1.1V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-WQFN (3x2.5)
SN74LVC3G97BQAR FAQ
1.How can I place an order for SN74LVC3G97BQAR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVC3G97BQAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVC3G97BQAR reliable?
The price and inventory of SN74LVC3G97BQAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVC3G97BQAR is usually 5 days.
3.What payment methods are accepted for SN74LVC3G97BQAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVC3G97BQAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVC3G97BQAR?
SN74LVC3G97BQAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVC3G97BQAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVC3G97BQAR?
For technical support, including SN74LVC3G97BQAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVC3G97BQAR requirements.
6.How does Aetrix verify that SN74LVC3G97BQAR is sourced from the original manufacturer or authorized distributors?
All SN74LVC3G97BQAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVC3G97BQAR meets industry standards.
7.What is the process for return or replacement of SN74LVC3G97BQAR?
All SN74LVC3G97BQAR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVC3G97BQAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVC3G97BQAR part is unused and in its original packaging.
Return procedure for SN74LVC3G97BQAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVC3G97BQAR Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

