Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74LVT125DG4

Name: SN74LVT125DG4
Brand: Texas Instruments
SKU: SN74LVT125DG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LVT125DG4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74LVT125DG4.pdf

Description:: IC BUF NON-INVERT 3.6V 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,280

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LVT125DG4 from Texas Instruments is a quad 3-state noninverting buffer designed for mixed-voltage system interfacing, supporting 5-V TTL inputs/outputs with 3.3-V V_CC, operating down to 2.7 V, and featuring bus-hold inputs and I_off protection. It enables level translation between legacy 5-V logic and modern low-voltage buses in memory address/data drivers and FPGA I/O expansion.

For engineers reviewing the SN74LVT125DG4 datasheet, SN74LVT125DG4 pinout, SN74LVT125DG4 application, or SN74LVT125DG4 equivalent, key selection criteria include its 3.3-V supply compatibility with 5-V tolerant inputs, 2.7–3.6-V operating range, bus-hold functionality eliminating external pullups, I_off-enabled partial-power-down support, and 4.9 ns max t_PHL at 3.3 V.

Technical Context

The SN74LVT125DG4 implements four independent noninverting buffers, each with an active-low 3-state output enable (OE) controlling high-impedance output states. Its bus-hold circuitry actively maintains valid logic levels on undriven inputs without external resistors, reducing BOM count and layout complexity.

Designed for mixed-mode signal operation, it accepts 5-V input signals while powered from 3.3-V V_CC, and provides 5-V-tolerant outputs. The I_off feature disables outputs during power-down, preventing backflow current when V_CC = 0 V and inputs/outputs are biased to 0–4.5 V.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.7 V to 3.6 V - Enables stable operation under unregulated battery supply or noisy rail conditions.
Input Voltage Tolerance	−0.5 V to 7 V - Supports direct connection to 5-V TTL systems without level-shifting circuitry.
t_PHL/t_PLH	Max 4.9 ns / 4.5 ns at V_CC = 3.3 V - Ensures timing compliance in high-speed address/data buffering up to ~200 MHz.
I_OL/I_OH	64 mA / −32 mA - Drives heavy capacitive loads or multiple CMOS inputs without signal degradation.
Bus-Hold Current	±75 µA at V_CC = 3 V - Actively holds floating inputs at valid logic thresholds, eliminating need for external pullup/pulldown resistors.
I_off	±100 µA at V_CC = 0 V - Blocks damaging back-current flow during hot-insertion or partial power-down sequences.
V_OL (max)	0.55 V at I_OL = 64 mA, V_CC = 3 V - Guarantees robust low-level noise margin in noisy industrial environments.

Pinout & Package

SN74LVT125DG4 is packaged in a 14-pin SOIC (D package), 3.90 mm body width, 1.75 mm max height, with standard JEDEC MS-012AB outline and RoHS-compliant NiPdAu lead finish.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE, 3OE, 4OE	Active-low output enable	Each independently controls one buffer's 3-state output; tie to V_CC via pullup for power-up high-Z safety.
1A–4A	Data inputs	Four independent TTL-compatible inputs with bus-hold; no external biasing required.
1Y–4Y	Noninverting buffered outputs	Drive 5-V logic loads directly; tolerate 5-V signals while powered from 3.3-V rail.
GND (Pin 7)	Ground reference	Common return path for all internal circuits and output current sinks.
V_CC (Pin 14)	Supply voltage	3.3-V nominal supply; supports operation down to 2.7 V for battery-backed systems.

Key Features

Feature	Design Value
Mixed-mode voltage interface	Accepts 5-V inputs and drives 5-V loads while powered from 3.3-V V_CC, enabling seamless legacy-to-modern logic bridging.
Integrated bus-hold circuitry	Eliminates need for 10-kΩ external pullup resistors on unused inputs, reducing component count and PCB area.
I_off partial-power-down protection	Prevents reverse current flow when V_CC = 0 V and I/O pins remain biased, critical for hot-swap and multi-rail systems.
Low ground bounce (V_OLP)	<0.8 V typical at V_CC = 3.3 V - Minimizes switching noise coupling into shared ground planes.
Latch-up immunity	>500 mA per JEDEC JESD-17 - Ensures robustness against transient overvoltage events in industrial control applications.

Applications

Memory Address Buffering	FPGA I/O Expansion
Use Scenario: Driving address lines from a 3.3-V FPGA to a 5-V SRAM or Flash memory device. IC Role / Device Role / Timing Role: Level-translating noninverting buffer providing timing-controlled, high-drive-strength address propagation with bus-hold stability. Use Value: Eliminates discrete level shifters and pullup networks while maintaining <4.9 ns propagation delay and 5-V output swing.	Use Scenario: Expanding FPGA GPIO count to interface with legacy 5-V peripheral ICs (e.g., UARTs, ADCs). IC Role / Device Role / Timing Role: Bidirectional-capable buffer (with OE control) enabling flexible I/O direction management across voltage domains. Use Value: Provides 64-mA sink capability and 5-V tolerance without external components, simplifying board routing and reducing layer count.
Industrial PLC Backplane Interface	Test Equipment Signal Conditioning
Use Scenario: Isolating and driving control signals between 3.3-V microcontroller modules and 5-V relay driver boards in programmable logic controllers. IC Role / Device Role / Timing Role: Robust 3-state buffer with I_off support ensuring safe hot-plug operation and fault containment. Use Value: Withstands −0.5 V to 7 V input/output transients and delivers >500 mA latch-up immunity for field-replaceable module reliability.	Use Scenario: Conditioning digital trigger and clock signals in automated test equipment where mixed-voltage instrumentation coexists. IC Role / Device Role / Timing Role: Low-jitter, low-ground-bounce buffer preserving signal integrity across 50-pF loads with sub-5 ns delay matching. Use Value: Achieves <0.8 V typical V_OLP and 4 pF input capacitance to minimize loading-induced edge distortion in high-repetition test patterns.

Memory Address Buffering

FPGA I/O Expansion

Use Scenario: Driving address lines from a 3.3-V FPGA to a 5-V SRAM or Flash memory device.

IC Role / Device Role / Timing Role: Level-translating noninverting buffer providing timing-controlled, high-drive-strength address propagation with bus-hold stability.

Use Value: Eliminates discrete level shifters and pullup networks while maintaining <4.9 ns propagation delay and 5-V output swing.

Use Scenario: Expanding FPGA GPIO count to interface with legacy 5-V peripheral ICs (e.g., UARTs, ADCs).

IC Role / Device Role / Timing Role: Bidirectional-capable buffer (with OE control) enabling flexible I/O direction management across voltage domains.

Use Value: Provides 64-mA sink capability and 5-V tolerance without external components, simplifying board routing and reducing layer count.

Industrial PLC Backplane Interface

Test Equipment Signal Conditioning

Use Scenario: Isolating and driving control signals between 3.3-V microcontroller modules and 5-V relay driver boards in programmable logic controllers.

IC Role / Device Role / Timing Role: Robust 3-state buffer with I_off support ensuring safe hot-plug operation and fault containment.

Use Value: Withstands −0.5 V to 7 V input/output transients and delivers >500 mA latch-up immunity for field-replaceable module reliability.

Use Scenario: Conditioning digital trigger and clock signals in automated test equipment where mixed-voltage instrumentation coexists.

IC Role / Device Role / Timing Role: Low-jitter, low-ground-bounce buffer preserving signal integrity across 50-pF loads with sub-5 ns delay matching.

Use Value: Achieves <0.8 V typical V_OLP and 4 pF input capacitance to minimize loading-induced edge distortion in high-repetition test patterns.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad noninverting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC125A	Lower drive strength (24 mA I_OL), no 5-V input tolerance - requires external level shifting for 5-V systems.	Suitable only for pure 3.3-V or lower voltage domains; not interoperable with 5-V TTL without added components.	Select when cost and power efficiency outweigh mixed-voltage interface needs and system operates entirely at ≤3.3 V.
SN74LVTH125	Higher drive (64 mA I_OL), same 5-V tolerance and bus-hold, but includes TTL-compatible output stage for improved rise/fall symmetry.	Better suited for high-speed bidirectional data buses requiring matched edge rates and reduced skew.	Choose when driving transmission lines or high-fanout loads where edge matching and EMI reduction are critical.

Compared with SN74LVC125A, SN74LVT125DG4 delivers true 5-V input compatibility and stronger drive without external circuitry; versus SN74LVTH125, it offers identical voltage handling but slightly higher propagation delay variability, making it optimal for cost-sensitive mixed-voltage buffering where absolute edge symmetry is secondary.

Availability

SN74LVT125DG4 is available at Aetrix Electronics and suitable for industrial control systems, FPGA-based embedded platforms, and test instrumentation requiring stable component supply, long-term lifecycle continuity, and RoHS-compliant sourcing.

Supply support for SN74LVT125DG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of expertise in high-reliability interface ICs for industrial and automotive markets.

The SN74LVT125DG4 belongs to TI's LVT (Low-Voltage BiCMOS Technology) logic family, engineered specifically for mixed-voltage system interfacing between 3.3-V logic cores and legacy 5-V peripherals.

FAQ

What is the maximum operating temperature range for the SN74LVT125DG4?

The SN74LVT125DG4 is fully specified for operation from −40°C to +85°C ambient temperature, meeting industrial-grade thermal requirements. This range is validated across all electrical parameters including propagation delay, output drive, and bus-hold functionality, and applies to the SOIC (D) package variant indicated by the "DG4" suffix.

Does the SN74LVT125DG4 require external pullup resistors on its inputs?

No, the SN74LVT125DG4 features integrated bus-hold circuitry on all data inputs (1A–4A), which actively maintains valid logic states on undriven or floating inputs. Using external pullup or pulldown resistors with the SN74LVT125DG4 is explicitly discouraged in the datasheet, as it may interfere with bus-hold operation and increase power consumption.

Can the SN74LVT125DG4 be used in partial-power-down applications?

Yes, the SN74LVT125DG4 supports partial-power-down operation via its I_off circuitry. When V_CC = 0 V, the SN74LVT125DG4 limits I_off current to ±100 µA across all inputs and outputs biased from 0 V to 4.5 V, preventing damaging back-current flow - a key requirement for hot-swap and multi-rail system designs.

What package type does the "DG4" suffix indicate for SN74LVT125DG4?

Per TI's packaging nomenclature, the "DG4" suffix denotes the SOIC (D) package with tube packaging, RoHS-compliant NiPdAu lead finish, and moisture sensitivity level (MSL) 1 rating (unlimited floor life at ≤30°C/60% RH). The D package has 14 pins, 3.90 mm body width, and 1.75 mm maximum height per JEDEC MS-012AB.

How does the SN74LVT125DG4 handle 5-V input signals while powered from 3.3 V?

The SN74LVT125DG4 uses a dedicated input structure that tolerates voltages up to 7 V regardless of V_CC level, allowing direct connection of 5-V TTL signals to its A-inputs while operating from a 3.3-V supply. Its output stage also swings rail-to-rail up to 5 V, enabling full compatibility with legacy 5-V logic families without external level-shifting components.

SN74LVT125DG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVT

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 32mA, 64mA

Voltage - Supply:: 2.7V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

SN74LVT125DG4 FAQ

1.How can I place an order for SN74LVT125DG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LVT125DG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LVT125DG4 reliable?

The price and inventory of SN74LVT125DG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVT125DG4 is usually 5 days.

3.What payment methods are accepted for SN74LVT125DG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVT125DG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LVT125DG4?

SN74LVT125DG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LVT125DG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LVT125DG4?

For technical support, including SN74LVT125DG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVT125DG4 requirements.

6.How does Aetrix verify that SN74LVT125DG4 is sourced from the original manufacturer or authorized distributors?

All SN74LVT125DG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVT125DG4 meets industry standards.

7.What is the process for return or replacement of SN74LVT125DG4?

All SN74LVT125DG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVT125DG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LVT125DG4 part is unused and in its original packaging.

Return procedure for SN74LVT125DG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…