Texas Instruments SN74LVTH126DGVR
- Part No.:
- SN74LVTH126DGVR
- Manufacturer:
- Texas Instruments
- Package:
- 14-TFSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74LVTH126DGVR.pdf
- Description:
- IC BUF NON-INVERT 3.6V 14TVSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,900
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LVTH126DGVR from Texas Instruments is a quad 3-state noninverting buffer designed for mixed-mode 3.3-V VCC operation with 5-V tolerant inputs and outputs. It delivers 64 mA sink current, supports hot insertion via Ioff and power-up 3-state, features bus-hold on all data inputs, and operates across −40°C to 85°C in TVSOP-14 packaging - used in voltage-level translation between 3.3-V logic and legacy 5-V buses.
For engineers reviewing the SN74LVTH126DGVR datasheet, SN74LVTH126DGVR pinout, SN74LVTH126DGVR application, or SN74LVTH126DGVR equivalent, key selection criteria include its 2.7–3.6 V supply range, TTL-compatible input thresholds (VIL = 0.8 V, VVIH = 2.0 V), 2.4 V minimum VOH at 32 mA, and guaranteed 3-state enable timing (tPZH/tPZL ≤ 7.1 ns).
Technical Context
This device implements four independent noninverting buffers, each with dedicated 3-state output control (OE) and active bus-hold circuitry on A inputs. The architecture enables stable signal routing without external pull resistors while maintaining compatibility with both 3.3-V LVTTL and 5-V TTL logic families.
It integrates Ioff protection to block reverse current during power-down and power-up 3-state logic that forces outputs into high-impedance when VCC is below 1.5 V - critical for hot-swap backplane and modular system designs requiring safe insertion under live bias.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.7 V to 3.6 V - supports unregulated battery operation down to 2.7 V without functional degradation. |
| IOL (max) | 64 mA - drives heavy capacitive loads or multiple TTL inputs directly without external buffering. |
| tPLH/tPHL | ≤ 4.5 ns at VCC = 3.3 V - ensures sub-5 ns propagation delay for high-speed bus buffering in real-time systems. |
| Bus-Hold Current | ±75 µA at VCC = 3 V - actively holds floating inputs at valid logic levels, eliminating need for external pullup/pulldown resistors. |
| Ioff | ±100 µA at VCC = 0 - prevents damaging backflow current during hot insertion or partial power-down states. |
| VI (max) | 5.5 V - accepts 5-V TTL input signals safely while powered from 3.3-V rail, enabling seamless level translation. |
| θJA | 127°C/W - thermal resistance of TVSOP package requires careful PCB copper area planning for sustained 64 mA per output. |
Pinout & Package
SN74LVTH126DGVR uses a 14-pin Thin Very Small Outline Package (TVSOP) with 0.5-mm lead pitch, 3.6-mm body width, and 1.2-mm max height - optimized for high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | Output Enable (OE) | Active-high control per buffer; drives associated Y output to high-Z when low. |
| 2, 5, 9, 12 | Data Input (A) | Noninverting input with integrated bus-hold; latches last valid state if left floating. |
| 3, 6, 8, 11 | Buffer Output (Y) | 3-state noninverting output capable of sourcing −32 mA or sinking 64 mA. |
| 7 | GND | Ground reference for all logic and power domains; must be low-impedance connection. |
| 14 | VCC | 3.3-V supply input; decoupling capacitor (0.1 µF) required within 10 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Mixed-mode signal operation | Accepts 5-V inputs and drives 5-V loads while operating from 3.3-V VCC, eliminating external level shifters. |
| Hot-insertion support | Ioff and power-up 3-state prevent current backflow and bus contention during live board replacement. |
| Integrated bus-hold | Eliminates external pull resistors on all four A inputs, reducing BOM count and layout area. |
| Low ground bounce (VOLP) | <0.8 V at VCC = 3.3 V - minimizes noise coupling into adjacent signals during switching. |
| Latch-up immunity | Exceeds 100 mA per JESD 78 Class II - ensures robustness in noisy industrial environments. |
Applications
| Industrial Backplane Interface | Embedded Controller Bus Extension |
|---|---|
|
Use Scenario: Interfacing a 3.3-V microcontroller unit to legacy 5-V peripheral cards in programmable logic controllers. IC Role / Device Role / Timing Role: Quad noninverting buffer providing bidirectional voltage translation and bus isolation between controller and expansion slots. Use Value: Enables direct connection without discrete level shifters; bus-hold prevents undefined states during card insertion/removal. |
Use Scenario: Extending the address/data bus of an ARM-based SoC to external SRAM and FPGA configuration memory. IC Role / Device Role / Timing Role: High-drive buffer ensuring signal integrity across 10+ cm traces with 50-pF load capacitance. Use Value: 64 mA sink capability maintains VOL ≤ 0.55 V at full drive, meeting TTL input thresholds reliably. |
| Modular Test Equipment | Automotive Diagnostic Interface |
|
Use Scenario: Hot-swappable module carrier board where daughterboards are inserted while main chassis remains powered. IC Role / Device Role / Timing Role: Isolation buffer with Ioff and power-up 3-state preventing fault currents during mating/unmating. Use Value: Eliminates risk of damage to host controller or module during live insertion; no firmware intervention needed. |
Use Scenario: Translating CAN controller logic-level signals to 5-V diagnostic port interface in vehicle service tools. IC Role / Device Role / Timing Role: Level-shifting buffer supporting ISO 9141-2/K-line protocol timing requirements. Use Value: Sub-5 ns propagation delay preserves edge timing margins for reliable 10.4 kbaud K-line communication. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC126APW | Lower drive strength (24 mA sink), no bus-hold, 1.65–3.6 V VCC range. | Suitable only for low-capacitance, fully driven buses; requires external pull resistors on unused inputs. | Select when cost and power are prioritized over drive capability and input stability. |
| SN74AHCT126PW | 5-V-only VCC (4.5–5.5 V), higher propagation delay (8 ns), no Ioff or bus-hold. | Restricted to pure 5-V systems; lacks hot-insertion safety and floating-input handling. | Select only for legacy 5-V-only designs where mixed-voltage operation is unnecessary. |
Compared with SN74LVC126APW and SN74AHCT126PW, the SN74LVTH126DGVR uniquely combines 5-V-tolerant I/O, integrated bus-hold, hot-insertion support, and 64 mA drive - making it the only option among the three qualified for mixed-voltage, high-reliability, and modular system applications.
Availability
SN74LVTH126DGVR is available at Aetrix Electronics and suitable for industrial backplanes, embedded controller bus extensions, modular test equipment, and automotive diagnostic interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74LVTH126DGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of innovation in industrial, automotive, and communications markets.
The SN74LVTH126DGVR belongs to TI's LVTTL family of advanced bus interface devices, engineered specifically for robust mixed-voltage signal translation and hot-plug reliability in mission-critical infrastructure systems.
FAQ
What is the maximum input voltage rating for SN74LVTH126DGVR?
The SN74LVTH126DGVR supports input voltages up to 5.5 V across its entire operating temperature range, enabling safe interfacing with 5-V TTL logic while powered from a 3.3-V supply. This 5-V tolerance is explicitly specified in the Absolute Maximum Ratings table and confirmed in the recommended operating conditions section of the SCBS746B datasheet.
Does SN74LVTH126DGVR require external pullup resistors on its inputs?
No, SN74LVTH126DGVR does not require external pullup or pulldown resistors because it integrates active bus-hold circuitry on all four data inputs (A1–A4). This feature maintains valid logic states on undriven or floating inputs, as confirmed in the device description and electrical characteristics (II(hold) = ±75 µA at VCC = 3 V).
Can SN74LVTH126DGVR be used in hot-swap applications?
Yes, SN74LVTH126DGVR is explicitly designed for hot-insertion applications. Its Ioff circuitry disables outputs during power-down to prevent backflow current, and its power-up 3-state logic ensures outputs remain high-impedance until VCC stabilizes - both features validated per JESD 78 latch-up testing and documented in the "description/ordering information" section.
What is the thermal resistance (θJA) of the SN74LVTH126DGVR package?
The SN74LVTH126DGVR in its TVSOP-14 (DGV) package has a junction-to-ambient thermal resistance (θJA) of 127°C/W, as specified in the Absolute Maximum Ratings table. This value assumes standard JEDEC high-K test board conditions and informs PCB copper pour design for continuous 64 mA per output operation.
How many independent buffers does SN74LVTH126DGVR contain?
SN74LVTH126DGVR contains four independent noninverting 3-state buffers, each with dedicated output-enable (OE) control and data input (A). This is confirmed by the logic diagram, pinout diagram (showing 1OE/1A/1Y through 4OE/4A/4Y), and functional description stating "independent line drivers with 3-state outputs."
SN74LVTH126DGVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVTH
- Package/Case:
- 14-TFSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 64mA
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TVSOP
SN74LVTH126DGVR FAQ
1.How can I place an order for SN74LVTH126DGVR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LVTH126DGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LVTH126DGVR reliable?
The price and inventory of SN74LVTH126DGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LVTH126DGVR is usually 5 days.
3.What payment methods are accepted for SN74LVTH126DGVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LVTH126DGVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LVTH126DGVR?
SN74LVTH126DGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LVTH126DGVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LVTH126DGVR?
For technical support, including SN74LVTH126DGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LVTH126DGVR requirements.
6.How does Aetrix verify that SN74LVTH126DGVR is sourced from the original manufacturer or authorized distributors?
All SN74LVTH126DGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LVTH126DGVR meets industry standards.
7.What is the process for return or replacement of SN74LVTH126DGVR?
All SN74LVTH126DGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LVTH126DGVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LVTH126DGVR part is unused and in its original packaging.
Return procedure for SN74LVTH126DGVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LVTH126DGVR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

