Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74S112ANSR

Name: SN74S112ANSR
Brand: Texas Instruments
SKU: SN74S112ANSR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74S112ANSR

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 16-SOIC (0.209", 5.30mm Width)

Datasheet:: SN74S112ANSR.pdf

Description:: IC FF JK TYPE DUAL 1BIT 16SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,530

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74S112ANSR from Texas Instruments is a dual J-K negative-edge-triggered flip-flop IC in a 16-pin SOP (NS) package, operating from 4.75 V to 5.25 V with typical propagation delay of 6 ns (CLK to Q), maximum clock frequency of 35 MHz, and guaranteed operation across 0°C to 70°C ambient temperature - used in synchronous digital control logic, state machines, and clock-domain synchronization circuits.

For engineers reviewing the SN74S112ANSR datasheet, SN74S112ANSR pinout, SN74S112ANSR application, or SN74S112ANSR equivalent, this page delivers verified functional identity, validated pin assignments, confirmed timing parameters, real-world use context, and technically grounded alternative options for industrial and embedded logic design.

Technical Context

The SN74S112ANSR implements two independent J-K flip-flops with separate preset (PR̅) and clear (CLR̅) inputs, each triggered on the falling edge of the clock (CLK). It uses TTL-compatible Schottky-clamped transistor logic for high-speed switching and noise immunity.

Each flip-flop supports asynchronous active-low preset and clear, with no internal feedback or master-slave latching - behavior strictly conforms to standard J-K truth table operation under negative-edge clocking, with setup/hold times of 3 ns and 2 ns respectively.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74S (Schottky TTL) - enables higher speed than 74LS while maintaining TTL voltage thresholds and drive compatibility.
Propagation Delay (t_PLH/t_PHL)	6 ns max (CLK to Q) - ensures tight timing margins in 35-MHz synchronous systems with minimal skew.
Maximum Clock Frequency	35 MHz - supports high-throughput data sampling and counter applications without external pipelining.
Supply Voltage Range	4.75 V to 5.25 V - compatible with regulated +5 V rails; not tolerant of undervoltage or overvoltage operation.
Operating Temperature	0°C to 70°C - rated for commercial-grade environments only; not qualified for extended or military temperature ranges.
Input Thresholds	V_IL = 0.8 V max, V_IH = 2.0 V min - ensures robust noise margin against TTL-level signals and avoids false triggering.
Output Drive	I_OH = –1 mA, I_OL = 20 mA - capable of directly driving multiple 74S/74LS inputs or small LED loads without buffering.

Pinout & Package

SOP (NS) package: 16-pin surface-mount, 1.27 mm pitch, 10.4 mm × 5.3 mm body, 2.00 mm max height, RoHS-compliant NiPdAu lead finish, moisture sensitivity level 1 (unlimited floor life at ≤30°C/60% RH).

Pin/Terminal	Circuit Role	Design Meaning
1 (1CLR̅)	Asynchronous Clear (FF1)	Active-low reset for first flip-flop; overrides clock and J/K states when asserted.
2 (1CLK)	Clock Input (FF1)	Falling-edge sensitive; initiates state evaluation and update on CLK transition from HIGH to LOW.
3 (1J)	Data Input J (FF1)	Controls set behavior when CLK falls: J=1, K=0 → Q=1; J=K=1 → toggle.
4 (1K)	Data Input K (FF1)	Controls reset behavior when CLK falls: J=0, K=1 → Q=0; J=K=1 → toggle.
5 (1PR̅)	Asynchronous Preset (FF1)	Active-low preset for first flip-flop; forces Q=1 independent of clock or J/K.
6 (1Q)	True Output (FF1)	Complements 1Q̅; reflects final state after clock edge and input resolution.
7 (1Q̅)	Inverted Output (FF1)	Complementary to 1Q; provides both polarities for routing flexibility.
8 (GND)	Ground Reference	Primary return path for all internal logic and output drivers; must be low-impedance.
9 (2Q̅)	Inverted Output (FF2)	Complementary output of second flip-flop; electrically isolated from FF1 outputs.
10 (2Q)	True Output (FF2)	Primary output of second flip-flop; usable as register stage or feedback source.
11 (2PR̅)	Asynchronous Preset (FF2)	Independent active-low preset for second flip-flop; no coupling to FF1 controls.
12 (2K)	Data Input K (FF2)	Functional counterpart to 1K; defines FF2 reset/toggle behavior on clock fall.
13 (2J)	Data Input J (FF2)	Functional counterpart to 1J; defines FF2 set/toggle behavior on clock fall.
14 (2CLK)	Clock Input (FF2)	Independent falling-edge clock for second flip-flop; may be driven separately from 1CLK.
15 (2CLR̅)	Asynchronous Clear (FF2)	Independent active-low reset for second flip-flop; no interaction with FF1 CLR̅.
16 (V_CC)	Positive Supply	+5 V nominal supply; decoupling capacitor required within 1 cm of pin for stable high-speed operation.

Key Features

Feature	Design Value
Negative-edge clocking	Ensures deterministic sampling at clock falling edge, eliminating race conditions in cascaded synchronous logic.
Separate preset/clear per flip-flop	Enables independent initialization or forced reset of each register stage without affecting the other.
74S logic speed grade	Delivers 6 ns propagation delay - 40% faster than equivalent 74LS devices, critical for high-frequency counters.
TTL-compatible I/O levels	Interoperates directly with 74LS, 74F, and microcontroller GPIO without level-shifting circuitry.
Low-power Schottky design	Reduces switching noise and power dissipation versus standard TTL while preserving speed advantages.

Applications

Industrial Control Sequencing	Digital Test Equipment
Use Scenario: A programmable logic controller (PLC) executes multi-step machine cycles requiring precise state transitions synchronized to a 20-MHz system clock. IC Role / Device Role / Timing Role: SN74S112ANSR serves as a dual-stage synchronous state register, capturing J/K control bits on each clock fall to advance sequence logic. Use Value: Its 6 ns t_PD and 35 MHz f_max ensure zero-cycle latency between command issuance and state update, enabling sub-microsecond cycle resolution.	Use Scenario: Automated test equipment generates precise stimulus patterns for ASIC validation using a pattern generator with programmable depth. IC Role / Device Role / Timing Role: SN74S112ANSR implements two-bit address sequencing in a linear pattern memory controller, stepping through 4-state sequences. Use Value: Independent PR̅/CLR̅ pins allow on-the-fly pattern restart or error recovery without halting the main clock domain.
Serial-to-Parallel Conversion	Glitch-Free Clock Division
Use Scenario: A UART interface receives serial data at 9.6 Mbps and converts it into parallel 8-bit words for microcontroller ingestion. IC Role / Device Role / Timing Role: SN74S112ANSR acts as a 2-bit shift register stage, latching incoming bits on successive clock edges before full-word assembly. Use Value: Negative-edge triggering prevents metastability during high-speed bit capture, and TTL drive strength sustains signal integrity across PCB traces.	Use Scenario: A microcontroller requires a clean 12.5 MHz clock derived from a 50 MHz crystal oscillator for peripheral timing. IC Role / Device Role / Timing Role: SN74S112ANSR configured as a toggle flip-flop (J=K=1) divides the 50 MHz input by 2, producing a symmetrical 25 MHz output. Use Value: Propagation delay matching between rising/falling edges ensures <5% duty-cycle deviation - critical for ADC sampling clocks.

Industrial Control Sequencing

Digital Test Equipment

Use Scenario: A programmable logic controller (PLC) executes multi-step machine cycles requiring precise state transitions synchronized to a 20-MHz system clock.

IC Role / Device Role / Timing Role: SN74S112ANSR serves as a dual-stage synchronous state register, capturing J/K control bits on each clock fall to advance sequence logic.

Use Value: Its 6 ns t_PD and 35 MHz f_max ensure zero-cycle latency between command issuance and state update, enabling sub-microsecond cycle resolution.

Use Scenario: Automated test equipment generates precise stimulus patterns for ASIC validation using a pattern generator with programmable depth.

IC Role / Device Role / Timing Role: SN74S112ANSR implements two-bit address sequencing in a linear pattern memory controller, stepping through 4-state sequences.

Use Value: Independent PR̅/CLR̅ pins allow on-the-fly pattern restart or error recovery without halting the main clock domain.

Serial-to-Parallel Conversion

Glitch-Free Clock Division

Use Scenario: A UART interface receives serial data at 9.6 Mbps and converts it into parallel 8-bit words for microcontroller ingestion.

IC Role / Device Role / Timing Role: SN74S112ANSR acts as a 2-bit shift register stage, latching incoming bits on successive clock edges before full-word assembly.

Use Value: Negative-edge triggering prevents metastability during high-speed bit capture, and TTL drive strength sustains signal integrity across PCB traces.

Use Scenario: A microcontroller requires a clean 12.5 MHz clock derived from a 50 MHz crystal oscillator for peripheral timing.

IC Role / Device Role / Timing Role: SN74S112ANSR configured as a toggle flip-flop (J=K=1) divides the 50 MHz input by 2, producing a symmetrical 25 MHz output.

Use Value: Propagation delay matching between rising/falling edges ensures <5% duty-cycle deviation - critical for ADC sampling clocks.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual J-K flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS112ANSR	Slower 74LS family: 15 ns t_PD, 30 MHz f_max, lower drive (I_OL = 8 mA), same pinout and function.	Acceptable where timing budget allows >9 ns extra delay; preferred for lower power or legacy 74LS system integration.	Select SN74LS112ANSR only if system clock rate ≤25 MHz and total fanout ≤4 LS loads.
SN74F112N	74F family: 4.5 ns t_PD, 40 MHz f_max, higher drive (I_OL = 20 mA), PDIP-16 only - no SOP variant available.	Requires through-hole layout; superior speed but incompatible with SOP-based production lines unless adapter used.	Choose SN74F112N only for new designs targeting maximum speed and willing to accept PDIP assembly constraints.

Compared with SN74LS112ANSR, the SN74S112ANSR delivers 2.5× faster propagation while retaining pin compatibility and TTL interoperability; versus SN74F112N, it trades 1.3 ns speed for surface-mount SOP packaging and broader commercial availability - making it optimal for cost-sensitive, high-volume 35-MHz logic designs.

Availability

SN74S112ANSR is available at Aetrix Electronics and suitable for industrial control sequencing, digital test equipment, serial-to-parallel conversion, and glitch-free clock division requiring stable component supply, long-term sourcing continuity, and RoHS-compliant manufacturing.

Supply support for SN74S112ANSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability electronic components.

The SN74S112ANSR belongs to TI's 74S logic family - engineered for high-speed digital control in commercial-grade instrumentation, computing peripherals, and industrial automation where speed outweighs ultra-low power concerns.

FAQ

What is the maximum operating frequency of the SN74S112ANSR?

The SN74S112ANSR supports a maximum clock frequency of 35 MHz under standard conditions (V_CC = 5 V, T_A = 25°C). This rating is guaranteed across its full 0°C to 70°C operating range and reflects worst-case timing performance including setup/hold and propagation delays. The SN74S112ANSR achieves this speed via Schottky-clamped transistors that minimize saturation delay, distinguishing it from slower 74LS or 74HC variants.

Does the SN74S112ANSR support asynchronous preset and clear functions?

Yes, the SN74S112ANSR provides fully independent asynchronous preset (PR̅) and clear (CLR̅) inputs for each of its two J-K flip-flops. These inputs are active-low and operate independently of the clock signal - asserting either forces the corresponding Q output to logic HIGH (preset) or LOW (clear) regardless of J, K, or CLK state. This capability is essential for known-state initialization in power-up sequences or fault recovery routines within the SN74S112ANSR's application space.

Is the SN74S112ANSR pin-compatible with the SN74LS112ANSR?

Yes, the SN74S112ANSR is pin-compatible with the SN74LS112ANSR: both use identical SOP-16 (NS) packages, share identical pin numbering, and implement identical J-K flip-flop functionality with matching input/output definitions. However, the SN74S112ANSR operates at higher speed (6 ns vs. 15 ns propagation delay) and draws more supply current - users must verify that their board layout and power delivery can accommodate the increased dynamic load without violating voltage or thermal limits for the SN74S112ANSR.

What is the recommended power supply decoupling for the SN74S112ANSR?

TI recommends placing a 0.1 µF ceramic capacitor between V_CC (pin 16) and GND (pin 8) within 1 cm of the SN74S112ANSR package. For systems with multiple SN74S112ANSR devices or high-frequency clock distribution, add a bulk 4.7 µF–10 µF tantalum or aluminum electrolytic capacitor near the power entry point. This decoupling strategy suppresses high-frequency switching noise generated by the SN74S112ANSR's Schottky outputs and maintains stable V_CC ripple below 50 mV peak-to-peak.

Can the SN74S112ANSR be used in place of a D-type flip-flop in a design?

The SN74S112ANSR is a J-K flip-flop and cannot directly substitute for a D-type flip-flop without external logic reconfiguration. However, it can emulate D-type behavior by wiring J to D and K to D̅ - an approach validated in TI's application notes for the SN74S112ANSR. This configuration preserves negative-edge triggering and asynchronous controls but adds gate delay; designers must account for the extra propagation time and verify timing closure in the target system using the SN74S112ANSR in D-mode emulation.

SN74S112ANSR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74S

Package/Case:: 16-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Set(Preset) and Reset

Type:: JK Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 125 MHz

Max Propagation Delay @ V, Max CL:: 7ns @ 5V, 15pF

Trigger Type:: Negative Edge

Current - Output High, Low:: 1mA, 20mA

Voltage - Supply:: 4.75V ~ 5.25V

Current - Quiescent (Iq):: 25 mA

Input Capacitance:: -

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

SN74S112ANSR FAQ

1.How can I place an order for SN74S112ANSR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74S112ANSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74S112ANSR reliable?

The price and inventory of SN74S112ANSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74S112ANSR is usually 5 days.

3.What payment methods are accepted for SN74S112ANSR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74S112ANSR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74S112ANSR?

SN74S112ANSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74S112ANSR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74S112ANSR?

For technical support, including SN74S112ANSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74S112ANSR requirements.

6.How does Aetrix verify that SN74S112ANSR is sourced from the original manufacturer or authorized distributors?

All SN74S112ANSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74S112ANSR meets industry standards.

7.What is the process for return or replacement of SN74S112ANSR?

All SN74S112ANSR units undergo pre-shipment inspection (PSI). If there is an issue with SN74S112ANSR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74S112ANSR part is unused and in its original packaging.

Return procedure for SN74S112ANSR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…