Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74S153N

Name: SN74S153N
Brand: Texas Instruments
SKU: SN74S153N
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74S153N

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: -

Datasheet:: SN74S153N.pdf

Description:: MUX, S SERIES, 4 LINE INPUT TTL

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:11,043

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74S153N from Texas Instruments is a dual 4-line to 1-line data selector/multiplexer in a 16-pin PDIP package, operating over 0°C to 70°C, with typical propagation delay of 4 ns at V_CC = 5 V and I_OL = 20 mA, used for digital signal routing in TTL-compatible logic systems.

For engineers reviewing the SN74S153N datasheet, SN74S153N pinout, SN74S153N application, or SN74S153N equivalent, key selection considerations include its dual independent 4:1 multiplexing capability, TTL-level input thresholds, guaranteed fan-out of 10 LS-TTL loads, and compatibility with legacy 74S-series timing and drive requirements.

Technical Context

The SN74S153N implements two identical 4-input multiplexers sharing common select lines (S₀, S₁) and individual strobe inputs (1G̅, 2G̅), each producing one inverted output (1Y̅, 2Y̅). It uses Schottky-clamped bipolar transistor logic for speed enhancement over standard TTL.

Its internal architecture supports simultaneous or independent channel selection, with active-low strobes enabling channel enable/disable without affecting select line states. Output logic levels meet standard TTL voltage thresholds: V_OH ≥ 2.7 V (I_OH = –0.4 mA), V_OL ≤ 0.5 V (I_OL = 20 mA).

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74S (Schottky TTL) - enables higher-speed operation than 74LS while maintaining TTL voltage compatibility.
Propagation Delay	4 ns (max) - ensures tight timing budgets in high-frequency control logic and address/data switching paths.
Supply Voltage	V_CC = 4.75–5.25 V - requires tightly regulated 5 V rail; not tolerant of wider voltage ranges like CMOS variants.
Fan-Out	10 LS-TTL loads - defines maximum downstream gate count without signal degradation or timing skew.
Operating Temperature	0°C to 70°C - commercial-grade rating; unsuitable for extended industrial or military environments without derating.
Output Type	Inverting (active-low outputs Y̅) - requires polarity awareness in downstream logic design and level translation.

Pinout & Package

SN74S153N is housed in a 16-pin plastic dual in-line package (PDIP-N), 0.300-inch wide body, with 0.100-inch lead pitch and through-hole mounting.

Pin/Terminal	Circuit Role	Design Meaning
1G̅, 2G̅	Individual channel strobe (active low)	Enables or disables each multiplexer independently; high state forces output to logic high (Y̅ = 1).
S₀, S₁	Common data select lines	Determines which of four inputs (1A0–1A3 or 2A0–2A3) routes to corresponding output (1Y̅ or 2Y̅).
1A0–1A3, 2A0–2A3	Data inputs (two groups of four)	Accept TTL-compatible digital signals; no analog or high-impedance switching capability.
1Y̅, 2Y̅	Inverted multiplexed outputs	Active-low outputs require inversion in downstream logic if positive-logic interpretation is needed.
V_CC, GND	Power supply and reference	Pin 16 = V_CC, Pin 8 = GND - decoupling capacitor placement near these pins is critical for noise suppression.

Key Features

Feature	Design Value
Dual independent 4:1 multiplexers	Reduces component count in systems requiring parallel data routing, such as ALU operand selection or bus arbitration logic.
Schottky-clamped outputs	Minimizes storage time delay, enabling reliable operation up to ~30 MHz toggle rates in optimized layouts.
Standard TTL input thresholds	Ensures interoperability with legacy 74xx, 74LSxx, and 74Fxx families without level-shifting circuitry.
Complementary strobe control	Allows dynamic channel gating-e.g., disabling one multiplexer during test mode while keeping the other active.

Applications

Microprocessor Address Decoding	Digital Test Equipment Signal Routing
Use Scenario: Selecting between multiple memory-mapped peripheral addresses using upper address bits. IC Role / Device Role / Timing Role: Dual-channel address decoder that routes A15–A12 to generate chip-select signals for UART, timer, and GPIO blocks. Use Value: Eliminates need for discrete gates or PLD-based decoding; 4 ns delay preserves setup/hold timing margins in 8-bit CPU buses.	Use Scenario: Switching stimulus signals between DUT pins during automated functional testing. IC Role / Device Role / Timing Role: High-speed signal path selector controlled by test pattern generator outputs. Use Value: Enables reconfigurable test fixture wiring without relays; TTL-compatible inputs interface directly with pattern generator I/O.
Legacy Industrial Control Logic	Parallel Data Bus Multiplexing
Use Scenario: Routing sensor inputs (temperature, pressure, flow) to a shared ADC channel based on PLC scan cycle phase. IC Role / Device Role / Timing Role: Input multiplexer synchronized to ladder logic scan clock edges. Use Value: Reduces analog front-end component count; Schottky speed prevents sampling window corruption at 100 Hz+ scan rates.	Use Scenario: Consolidating two 4-bit data streams (e.g., status + command) onto an 8-bit microcontroller data bus. IC Role / Device Role / Timing Role: Bidirectional-capable data combiner under microcontroller GPIO control. Use Value: Avoids bus contention via strobe-gated outputs; inverting outputs simplify OR-ing with other control signals.

Microprocessor Address Decoding

Digital Test Equipment Signal Routing

Use Scenario: Selecting between multiple memory-mapped peripheral addresses using upper address bits.

IC Role / Device Role / Timing Role: Dual-channel address decoder that routes A15–A12 to generate chip-select signals for UART, timer, and GPIO blocks.

Use Value: Eliminates need for discrete gates or PLD-based decoding; 4 ns delay preserves setup/hold timing margins in 8-bit CPU buses.

Use Scenario: Switching stimulus signals between DUT pins during automated functional testing.

IC Role / Device Role / Timing Role: High-speed signal path selector controlled by test pattern generator outputs.

Use Value: Enables reconfigurable test fixture wiring without relays; TTL-compatible inputs interface directly with pattern generator I/O.

Legacy Industrial Control Logic

Parallel Data Bus Multiplexing

Use Scenario: Routing sensor inputs (temperature, pressure, flow) to a shared ADC channel based on PLC scan cycle phase.

IC Role / Device Role / Timing Role: Input multiplexer synchronized to ladder logic scan clock edges.

Use Value: Reduces analog front-end component count; Schottky speed prevents sampling window corruption at 100 Hz+ scan rates.

Use Scenario: Consolidating two 4-bit data streams (e.g., status + command) onto an 8-bit microcontroller data bus.

IC Role / Device Role / Timing Role: Bidirectional-capable data combiner under microcontroller GPIO control.

Use Value: Avoids bus contention via strobe-gated outputs; inverting outputs simplify OR-ing with other control signals.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS153N	Slower propagation delay (15 ns max), lower power (2 mW per gate), non-Schottky TTL.	Better suited for low-noise, low-power systems where speed is secondary to EMI reduction.	Select when board-level timing margin exceeds 10 ns and thermal budget limits high-speed TTL current draw.
SN74F153N	Faster delay (3.5 ns max), higher drive strength (20 mA sink), improved noise immunity vs. 74S.	Preferred in high-density, high-speed backplanes where signal integrity and crosstalk resistance are critical.	Choose for new designs targeting >25 MHz operation or requiring tighter skew control across multiple channels.

Compared with SN74S153N, SN74LS153N trades speed for lower power and noise, while SN74F153N delivers superior timing performance and robustness-making the latter ideal for modern upgrades, and the former suitable for cost- and thermally constrained legacy replacements.

Availability

SN74S153N is available at Aetrix Electronics and suitable for legacy system repair, industrial controller refurbishment, and educational lab equipment requiring stable component supply despite its obsolete status.

Supply support for SN74S153N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic technologies with broad industrial and automotive reach.

The SN74S153N belongs to TI's legacy 74S logic family, designed specifically for high-speed digital control systems in 1970s–1980s computing, instrumentation, and telecom infrastructure.

FAQ

Is SN74S153N still in production?

No, SN74S153N is officially obsolete per Texas Instruments' packaging addendum dated October 2016. TI discontinued manufacturing, and no new production lots are planned. Aetrix Electronics supplies remaining authorized inventory with full traceability and documentation for legacy system support.

What is the function of the strobe inputs (1G̅ and 2G̅) on SN74S153N?

The strobe inputs 1G̅ and 2G̅ on SN74S153N are active-low enables for each multiplexer channel. When high, they force the corresponding output (1Y̅ or 2Y̅) to logic high regardless of select or input states. This allows independent gating of signal paths without altering S₀/S₁ control.

Can SN74S153N be used as a replacement for SN74LS153N in an existing design?

SN74S153N can replace SN74LS153N electrically and pinwise, but its higher speed (4 ns vs. 15 ns) and greater power consumption (18 mW vs. 2 mW) may cause timing violations or thermal issues in LS-optimized layouts. Verify setup/hold margins and power dissipation before substitution in SN74LS153N-based systems.

Does SN74S153N support analog signal switching?

No, SN74S153N is a digital-only TTL multiplexer. Its bipolar transistor switches are not characterized for analog signal integrity, bandwidth, or on-resistance linearity. Using SN74S153N for analog signals risks distortion, crosstalk, and undefined behavior outside specified digital logic thresholds.

What are the recommended decoupling practices for SN74S153N?

Place a 0.1 µF ceramic capacitor between V_CC (Pin 16) and GND (Pin 8) as close as possible to the SN74S153N package. For boards with multiple SN74S153N devices, add a bulk 4.7 µF electrolytic capacitor per 5–10 ICs. Avoid long traces between capacitor leads and SN74S153N pins to maintain high-frequency noise suppression.

SN74S153N Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Type:: -

Circuit:: -

Independent Circuits:: -

Current - Output High, Low:: -

Voltage Supply Source:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

SN74S153N FAQ

1.How can I place an order for SN74S153N through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74S153N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74S153N reliable?

The price and inventory of SN74S153N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74S153N is usually 5 days.

3.What payment methods are accepted for SN74S153N?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74S153N transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74S153N?

SN74S153N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74S153N order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74S153N?

For technical support, including SN74S153N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74S153N requirements.

6.How does Aetrix verify that SN74S153N is sourced from the original manufacturer or authorized distributors?

All SN74S153N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74S153N meets industry standards.

7.What is the process for return or replacement of SN74S153N?

All SN74S153N units undergo pre-shipment inspection (PSI). If there is an issue with SN74S153N, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74S153N part is unused and in its original packaging.

Return procedure for SN74S153N:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…