Texas Instruments SN74S158N
- Part No.:
- SN74S158N
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
SN74S158N.pdf
- Description:
- MUX, S SERIES, 2 LINE INPUT TTL
- Quantity:
- Payment:

- Shipping:

Inventory:13,672
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74S158N from Texas Instruments is a quad 2-line-to-1-line data selector/multiplexer in a 16-pin PDIP package, operating over 0°C to 70°C, with typical propagation delay of 3.5 ns and output drive capability of ±20 mA. It performs logic-level signal routing in digital control systems, enabling selection between two input data sources per channel under common select and enable control.
For engineers reviewing the SN74S158N datasheet, SN74S158N pinout, SN74S158N application, or SN74S158N equivalent, key selection criteria include TTL-compatible input thresholds, guaranteed fan-out of 10 LS-TTL loads, single active-low enable architecture, and compatibility with legacy 74S-series timing and drive requirements in industrial control and test equipment design.
Technical Context
The SN74S158N implements four independent 2:1 multiplexers sharing a common strobe (G̅) input and dual select lines (S₀, S₁), where G̅ must be low for output enablement and S₀/S₁ determine which of the two input pairs (1A/1B through 4A/4B) drives each corresponding output (1Y through 4Y). All inputs are TTL-compatible with VIL ≤ 0.8 V and VIH ≥ 2.0 V at VCC = 5 V.
Outputs exhibit complementary push-pull structure with guaranteed IOH = –20 mA and IOL = 20 mA at VCC = 5 V, supporting direct interfacing to LS-TTL, standard TTL, and discrete logic loads without external pull-ups. The device uses bipolar Schottky-clamped transistor technology to achieve high-speed switching while maintaining noise immunity and stable DC characteristics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74S-series TTL - ensures compatibility with legacy S-TTL systems and defined voltage/current interface behavior |
| Propagation Delay | 3.5 ns max (tPLH/tPHL) - enables operation in high-speed digital control paths up to ~100 MHz clock domains |
| Output Drive | ±20 mA - supports direct fan-out to 10 LS-TTL loads or driving small capacitive buses without buffering |
| Supply Voltage | 4.75 V to 5.25 V - requires regulated 5 V supply; not tolerant of wider VCC ranges like CMOS variants |
| Operating Temperature | 0°C to 70°C - commercial-grade rating suitable for non-military embedded and instrumentation applications |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - guarantees reliable recognition of standard TTL logic levels across process/voltage corners |
| Enable Polarity | Active-low strobe (G̅) - simplifies synchronous gating in systems using negative-logic control signals |
Pinout & Package
SN74S158N is housed in a 16-pin plastic dual in-line package (PDIP-N), 0.300-inch wide body, with 0.100-inch lead pitch and through-hole mounting. Package conforms to JEDEC MS-001 and TI's N package drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G̅) | Active-low enable input | Global strobe: all outputs high-impedance when high; required low for multiplexer operation |
| 2 (1A) | Channel 1 data input A | First input source for multiplexer channel 1; selected when S₀/S₁ = 00 |
| 3 (1B) | Channel 1 data input B | Second input source for multiplexer channel 1; selected when S₀/S₁ = 01 |
| 4 (2A) | Channel 2 data input A | First input source for channel 2; selected on S₀/S₁ = 00 |
| 5 (2B) | Channel 2 data input B | Second input source for channel 2; selected on S₀/S₁ = 01 |
| 6 (3A) | Channel 3 data input A | First input source for channel 3; selected on S₀/S₁ = 00 |
| 7 (3B) | Channel 3 data input B | Second input source for channel 3; selected on S₀/S₁ = 01 |
| 8 (GND) | Ground reference | Power return path; must be low-impedance connection to minimize ground bounce in high-speed switching |
| 9 (4B) | Channel 4 data input B | Second input source for channel 4; selected on S₀/S₁ = 01 |
| 10 (4A) | Channel 4 data input A | First input source for channel 4; selected on S₀/S₁ = 00 |
| 11 (3Y) | Channel 3 output | Inverted-pass-through of selected 3A or 3B; active only when G̅ = low |
| 12 (2Y) | Channel 2 output | Inverted-pass-through of selected 2A or 2B; active only when G̅ = low |
| 13 (1Y) | Channel 1 output | Inverted-pass-through of selected 1A or 1B; active only when G̅ = low |
| 14 (S₁) | Select line B | Most-significant select bit; combined with S₀ to choose A (00/10) or B (01/11) input per channel |
| 15 (S₀) | Select line A | Least-significant select bit; determines input pair selection in conjunction with S₁ |
| 16 (VCC) | Positive supply | 5 V nominal power rail; requires local 0.1 µF ceramic decoupling adjacent to pin |
Key Features
| Feature | Design Value |
|---|---|
| Quad 2:1 multiplexer function | Four independent channels share one enable and two select lines - reduces control logic overhead in data routing applications |
| 74S-series speed-performance | 3.5 ns propagation delay enables use in fast address/data bus switching and real-time digital signal selection |
| TTL-compatible input/output levels | Guaranteed VIL/VIH and IOH/IOL specs ensure interoperability with existing 74LS, 74S, and standard TTL subsystems |
| Single active-low enable architecture | One global G̅ pin simplifies synchronization across all four channels - avoids need for individual channel gating logic |
| Through-hole PDIP packaging | 16-pin N package supports prototyping, manual assembly, and legacy board designs requiring DIP footprint compatibility |
Applications
| Industrial PLC I/O Expansion | Digital Test Equipment Signal Routing |
|---|---|
Use Scenario: Expanding discrete input monitoring in programmable logic controllers by selecting among multiple sensor signal pairs before ADC sampling. IC Role / Device Role / Timing Role: Data selector routing analog front-end multiplexed signals to shared processing circuitry under microcontroller command. Use Value: Reduces component count versus discrete gate-based solutions and maintains sub-5 ns timing integrity across all four monitored channels. | Use Scenario: Configuring stimulus/response paths in automated test equipment that switches between calibration references and DUT signals. IC Role / Device Role / Timing Role: High-speed signal path selector enabling reconfigurable test fixture connectivity without mechanical relays. Use Value: Eliminates relay wear-out and settling delays; 3.5 ns propagation supports test pattern rates exceeding 100 MHz. |
| Legacy Computer Bus Arbitration | Embedded System Debug Interface Multiplexing |
Use Scenario: Managing shared memory or peripheral access across multiple CPU modules in vintage minicomputer backplanes. IC Role / Device Role / Timing Role: Bus arbitration logic element selecting between competing address/data sources based on priority-encoded select lines. Use Value: Provides deterministic, race-free bus ownership handoff with guaranteed setup/hold margins in 5 V TTL environments. | Use Scenario: Sharing a single JTAG or UART debug port among multiple MCUs on a multi-core evaluation board. IC Role / Device Role / Timing Role: Debug channel selector controlled by host FPGA to route serial traffic to target processor under test. Use Value: Enables hardware-level debug isolation without firmware intervention; ±20 mA drive sustains signal integrity over 6-inch ribbon cables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS158N | Lower drive (±8 mA), slower (14 ns delay), LS-TTL family | Lower power consumption but insufficient for driving heavy TTL loads or high-speed timing paths | Choose when power budget is constrained and speed < 20 MHz; verify fan-out compatibility with downstream logic |
| SN74F158N | Fast TTL family: 2.5 ns delay, ±20 mA drive, tighter VCC tolerance (4.5–5.5 V) | Better noise margin and higher frequency margin than S-series, but higher ICCQ current | Prefer for new designs targeting >125 MHz system clocks or mixed-voltage 5 V logic domains requiring robust noise immunity |
Compared with SN74LS158N, the SN74S158N delivers 4× faster propagation for time-critical routing, while SN74F158N further reduces delay by 29% and widens supply tolerance - making SN74S158N optimal for legacy S-TTL upgrades where timing headroom is limited but power constraints are secondary.
Availability
SN74S158N is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, digital test equipment signal routing, legacy computer bus arbitration, and embedded system debug interface multiplexing requiring stable component supply and long-term obsolescence management.
Supply support for SN74S158N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with broad industrial, automotive, and communications product portfolios.
The SN74S158N belongs to TI's legacy 74S TTL logic family, designed specifically for high-speed digital control systems requiring robust noise immunity, precise timing, and direct compatibility with earlier-generation TTL infrastructure.
FAQ
What logic family does SN74S158N belong to, and how does it differ from LS or F series?
SN74S158N belongs to the 74S (Schottky TTL) logic family. It differs from 74LS by offering significantly faster propagation delay (3.5 ns vs. 14 ns) and higher output drive (±20 mA vs. ±8 mA), while consuming more quiescent current. Compared to 74F, SN74S158N has slightly slower speed (3.5 ns vs. 2.5 ns) and narrower VCC tolerance (4.75–5.25 V vs. 4.5–5.5 V). SN74S158N remains electrically compatible with both families for level-shifting but requires careful power and thermal design due to its higher ICCQ.
Can SN74S158N directly replace SN74LS158N on an existing PCB?
Yes, SN74S158N is pin-compatible with SN74LS158N in the same PDIP-16 package and shares identical pinout, voltage levels, and logic function. However, SN74S158N draws higher supply current and generates more heat, so thermal validation and decoupling capacitor review are required. Also confirm that downstream loads can accept the faster edge rates and higher drive strength without signal integrity issues. SN74S158N retains full functional equivalence for quad 2:1 multiplexing.
What is the maximum clock/data rate supported by SN74S158N in multiplexer mode?
SN74S158N does not operate on a clock; it is combinatorial logic. Its maximum usable data rate depends on propagation delay (3.5 ns max) and system setup/hold timing. For clean signal routing with margin, it reliably supports data transitions up to approximately 100 MHz in well-designed PCB layouts with proper termination and decoupling. Critical timing paths should allow ≥5 ns minimum pulse width and observe 1 ns minimum input transition time per TI's recommended operating conditions.
Does SN74S158N support mixed-voltage operation, such as interfacing with 3.3 V logic?
No, SN74S158N is strictly a 5 V-only TTL device. Its input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and output swing (≈0.5 V low, ≈3.5 V high into 500 Ω) are specified only for VCC = 5 V ±5%. It cannot reliably interface with 3.3 V CMOS or LVTTL without level-shifting circuitry. Driving SN74S158N inputs from 3.3 V logic may result in marginal high-level recognition; receiving its outputs into 3.3 V inputs risks overvoltage damage or latch-up unless current-limited or clamped.
Is SN74S158N still in active production, and what is its obsolescence status?
SN74S158N is listed as Active in TI's official packaging documentation with no announced discontinuance. TI continues to manufacture and support the part under its legacy logic portfolio, with documented PDIP-16 packaging, tube packaging (25 units), and RoHS-compliant NiPdAu lead finish. Long-term availability is managed via TI's Product Change Notification (PCN) process, and Aetrix Electronics maintains strategic inventory to support extended-life industrial programs requiring SN74S158N.
SN74S158N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Circuit:
- -
- Independent Circuits:
- -
- Current - Output High, Low:
- -
- Voltage Supply Source:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74S158N FAQ
1.How can I place an order for SN74S158N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74S158N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74S158N reliable?
The price and inventory of SN74S158N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74S158N is usually 5 days.
3.What payment methods are accepted for SN74S158N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74S158N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74S158N?
SN74S158N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74S158N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74S158N?
For technical support, including SN74S158N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74S158N requirements.
6.How does Aetrix verify that SN74S158N is sourced from the original manufacturer or authorized distributors?
All SN74S158N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74S158N meets industry standards.
7.What is the process for return or replacement of SN74S158N?
All SN74S158N units undergo pre-shipment inspection (PSI). If there is an issue with SN74S158N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74S158N part is unused and in its original packaging.
Return procedure for SN74S158N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74S158N Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

