My Inquiry
My Account
Texas Instruments SN75DP122ARTQR
- Part No.:
- SN75DP122ARTQR
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-VFQFN Exposed Pad
- Datasheet:
-
SN75DP122ARTQR.pdf
- Description:
- IC INTERFACE SPECIALIZED 56QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,398
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP122ARTQR from Texas Instruments is a DisplayPort 1:2 switch IC with integrated TMDS level translation, supporting dual-mode DisplayPort input to either DisplayPort (2.7 Gbps) or HDMI/DVI-compliant TMDS (2.5 Gbps) output. It features 56-pin QFN packaging, receiver equalization, and integrated I2C logic for connector recognition-used in docking stations, GPU video routing, and notebook display interfaces.
For engineers reviewing the SN75DP122ARTQR datasheet, SN75DP122ARTQR pinout, SN75DP122ARTQR application, or SN75DP122ARTQR equivalent, key selection criteria include DP/TMDS port priority control, AUX/I²C mode switching via CAD_SINK, DPVadj/VSadj gain tuning, ESD robustness (12 kV HSP, 8 kV AUX/I²C), and thermal dissipation (3623 mW at TA < 25°C).
Technical Context
The SN75DP122ARTQR implements a 2-to-1 MUX architecture with independent signal path conditioning: DisplayPort main link channels (ML_IN 0–3) are routed to DP_SINK 0–3 outputs with waveform-mimicking driver behavior and receiver equalization; TMDS outputs (TMDS_SINK 0–2, CLK) use a dedicated 3.3-V powered translator compliant with DVI 1.0 and HDMI 1.3b.
Switching logic is controlled by Priority and LP pins, while auxiliary channel operation dynamically reconfigures AUX_I2C (SCL/SDA) as DisplayPort AUX (differential) or I²C (bidirectional repeater) based on CAD_SINK state-enabling HDMI/DVI connector detection via internal register accessible through I2C_EN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DisplayPort Data Rate | Up to 2.7 Gbps per lane - supports full DisplayPort 1.1a compliance with spread-spectrum clocking tolerance. |
| TMDS Data Rate | Up to 2.5 Gbps - meets DVI 1.0 and HDMI 1.3b electrical specifications including voltage swing (400–600 mV) and jitter (≤50 ps PP). |
| Input Termination | 50 Ω ±10% - ensures impedance matching for DisplayPort main link inputs (ML_IN x) and stable signal integrity. |
| ESD Protection | 12 kV HBM on high-speed pins, 8 kV on AUX/I²C - exceeds IEC 61000-4-2 Level 4 for system-level robustness. |
| Operating Temperature | 0°C to 85°C ambient - qualified for commercial desktop, notebook, and docking station environments. |
| Supply Voltages | 5 V (VDD/VDD*1) for DP logic/HPD/CAD; 3.3 V (VCC) for TMDS translator - dual-rail operation enables interface-level voltage isolation. |
| Package | 56-pin 8 × 8 mm QFN - exposes thermal pad for PCB heat sinking; footprint compatible with JEDEC MO-220 standard. |
Pinout & Package
SN75DP122ARTQR uses a 56-pin QFN package (8 mm × 8 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per TI SLLS939 datasheet revision November 2008.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ML_IN 0(p/n) – ML_IN 3(p/n) | DisplayPort main link differential inputs | Accepts four-lane DP 1.1a source signals; each pair requires 100 Ω differential termination. |
| DP_SINK 0(p/n) – DP_SINK 3(p/n) | DisplayPort main link differential outputs | Delivers DP signal with matched waveform fidelity; output amplitude adjustable via DPVadj resistor. |
| TMDS_SINK 0–2(p/n), CLK(p/n) | TMDS data/clock differential outputs | Provides HDMI/DVI-compliant outputs; voltage swing precision-controlled by VSadj resistor. |
| AUX_I2C (p/n), I2C_SCL/SDA | Bidirectional auxiliary/I²C interface | Configurable as DP AUX (differential) or I²C repeater; enables connector detection via internal register. |
| HPD, DP_HPD_SINK, TMDS_HPD_SINK | Hot plug detect signaling | Supports dual-port HPD arbitration; output level referenced to VDD*1 (1.62–5.25 V). |
| CAD / CAD_SINK | Cable adapter detect control | Determines AUX/I²C mode; drives internal logic to enable HDMI vs DVI register access. |
| Priority, LP, I2C_EN | Functional mode selection | Priority selects DP or TMDS output; LP enables low-power state (≤16 µA); I2C_EN activates connector ID register. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated TMDS level translator | Eliminates external level-shifting components for HDMI/DVI output; meets DVI 1.0 and HDMI 1.3b DC specs and jitter limits. |
| Receiver equalization | Compensates for channel loss in long or lossy DP interconnects, maintaining eye opening at 2.7 Gbps over FR4 traces. |
| Dynamic AUX/I²C reconfiguration | Automatically switches auxiliary channel between DP AUX (differential) and I²C (repeater) modes based on CAD_SINK state. |
| Programmable output gain | DPVadj and VSadj pins allow resistor-based tuning of DP output amplitude and TMDS voltage swing for system compliance. |
| Dual-port HPD/CAD arbitration | Hardware-based priority logic resolves contention between DP and TMDS sink HPD signals without software intervention. |
Applications
| Desktop PC Video Routing | Notebook Docking Station |
|---|---|
Use Scenario: A desktop motherboard routes DisplayPort output to either an internal GPU-connected monitor or external HDMI display via shared physical connector. IC Role / Device Role / Timing Role: SN75DP122ARTQR acts as a hardware-switched DP-to-DP/TMDS bridge, enabling single-source dual-display capability without GPU reconfiguration. Use Value: Reduces BOM count by replacing discrete mux + level shifter + I²C repeater; maintains signal integrity across both output paths at full bandwidth. |
Use Scenario: A USB-C or proprietary docking station accepts DisplayPort Alt Mode input and delivers native DP or HDMI output to attached peripherals. IC Role / Device Role / Timing Role: SN75DP122ARTQR serves as the core video interface switch, detecting cable type (DP/HDMI/DVI) via CAD and configuring AUX/I²C accordingly. Use Value: Enables seamless plug-and-play across multiple display standards using one IC; eliminates need for firmware-based connector negotiation. |
| Standalone GPU Video Card | GPU-Based External Graphics Enclosure |
Use Scenario: A PCIe graphics card provides both DisplayPort and HDMI outputs from a single DP source, sharing PHY resources to minimize silicon area. IC Role / Device Role / Timing Role: SN75DP122ARTQR functions as a post-PHY signal router, translating and switching DP lanes while preserving timing alignment and jitter performance. Use Value: Achieves dual-standard output with <25 ps intra-pair skew and ≤35 ps residual jitter-meeting HDMI 1.3b and DP 1.1a compliance margins. |
Use Scenario: An eGPU enclosure receives Thunderbolt 3 DisplayPort Alt Mode signal and routes it to either internal DP panel or external HDMI monitor. IC Role / Device Role / Timing Role: SN75DP122ARTQR operates as a low-latency, high-fidelity DP switch with integrated ESD protection on all high-speed lanes. Use Value: Provides 12 kV HBM ESD robustness on ML_IN/DP_SINK pins-critical for hot-plug reliability in consumer-facing enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort switch with TMDS translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN75DP130RTQT | 4-lane DP 2:1 switch with integrated retimer; supports up to 5.4 Gbps; no TMDS output. | Designed for DP-to-DP signal regeneration in multi-source systems-not suitable for HDMI/DVI output requirements. | Select when DP signal integrity restoration is needed over longer traces, but TMDS compatibility is unnecessary. |
| PI3DPX1202ZLEX | 2-lane DP 1:2 switch with TMDS translation; lower data rate (1.62 Gbps); 40-pin QFN package. | Targeted at cost-sensitive embedded displays; lacks CAD-driven I²C register and DPVadj/VSadj tuning. | Choose for simpler, lower-bandwidth applications where 2.7 Gbps DP or fine-grained gain control is not required. |
Compared with SN75DP122ARTQR, SN75DP130RTQT offers retiming but no TMDS output, while PI3DPX1202ZLEX provides basic switching at reduced speed and feature set-making SN75DP122ARTQR the only option supporting full 2.7 Gbps DP + 2.5 Gbps TMDS with dynamic AUX/I²C mode switching.
Availability
SN75DP122ARTQR is available at Aetrix Electronics and suitable for desktop PC video routing, notebook docking station design, and standalone GPU video card development requiring stable component supply and long-term industrial availability.
Supply support for SN75DP122ARTQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions with over 50 years of innovation in high-speed interface ICs.
The SN75DP122ARTQR belongs to TI's DisplayPort interface product line, engineered specifically for seamless dual-mode video routing in space-constrained computing platforms requiring HDMI/DVI backward compatibility.
FAQ
What is the maximum supported data rate for the DisplayPort output of the SN75DP122ARTQR?
The SN75DP122ARTQR supports DisplayPort output at up to 2.7 Gbps per lane, fully compliant with DisplayPort 1.1a specifications. This enables transmission of high-resolution video including WUXGA (1920×1200) at 60 Hz with stereo audio. The device preserves input waveform characteristics-including rise/fall times and jitter profile-to maintain signal integrity across the switch path.
How does the SN75DP122ARTQR handle HDMI versus DVI connector detection?
The SN75DP122ARTQR uses the CAD_SINK pin state and I2C_EN control to differentiate HDMI and DVI connectors. When CAD_SINK is low and I2C_EN is high, the internal I²C register becomes accessible via AUX_I2C pins, allowing host software to read connector type. This eliminates manual configuration and enables automatic EDID handling in mixed-standard systems.
Can the SN75DP122ARTQR operate with only one power supply rail?
No-the SN75DP122ARTQR requires two independent supplies: 5 V (VDD/VDD*1) for DisplayPort logic, HPD, and CAD circuitry, and 3.3 V (VCC) for the TMDS level translator. Separating these rails prevents noise coupling between DP and TMDS domains and ensures compliance with HDMI/DVI voltage thresholds and DP common-mode requirements.
What is the purpose of the DPVadj and VSadj pins on the SN75DP122ARTQR?
DPVadj adjusts DisplayPort output amplitude by setting gain (nominal/decreased/increased via resistor to ground), while VSadj fine-tunes TMDS output voltage swing (400–600 mV) for HDMI/DVI compliance. Both enable system-level margin optimization without redesigning PCB layout or changing termination networks.
Does the SN75DP122ARTQR support hot-plug detection arbitration between DP and TMDS ports?
Yes-the SN75DP122ARTQR implements hardware-based HPD arbitration using the Priority pin. When both DP_HPD_SINK and TMDS_HPD_SINK are asserted, Priority selects which port drives the upstream HPD signal. This ensures deterministic plug-in behavior in multi-standard docking scenarios without firmware dependency.
SN75DP122ARTQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- DVI, HDMI Signal Switching
- Interface:
- TMDS
- Voltage - Supply:
- 4.5V ~ 5.25V
- Supplier Device Package:
- 56-QFN (8x8)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SN75DP122ARTQR FAQ
1.How can I place an order for SN75DP122ARTQR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP122ARTQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP122ARTQR reliable?
The price and inventory of SN75DP122ARTQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP122ARTQR is usually 5 days.
3.What payment methods are accepted for SN75DP122ARTQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP122ARTQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP122ARTQR?
SN75DP122ARTQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP122ARTQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP122ARTQR?
For technical support, including SN75DP122ARTQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP122ARTQR requirements.
6.How does Aetrix verify that SN75DP122ARTQR is sourced from the original manufacturer or authorized distributors?
All SN75DP122ARTQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP122ARTQR meets industry standards.
7.What is the process for return or replacement of SN75DP122ARTQR?
All SN75DP122ARTQR units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP122ARTQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP122ARTQR part is unused and in its original packaging.
Return procedure for SN75DP122ARTQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP122ARTQR Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
