My Inquiry
My Account
Texas Instruments SN75DP126DSRHUR
- Part No.:
- SN75DP126DSRHUR
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-WFQFN Exposed Pad
- Datasheet:
-
SN75DP126DSRHUR.pdf
- Description:
- IC INTERFACE SPECIALIZED 56WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,590
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP126DSRHUR from Texas Instruments is a DisplayPort™ 1:2 re-driver switch with integrated TMDS translator, supporting DP v1.1a/v1.2 (HBR2 up to 5.4 Gbps) and HDMI 1.4b/DVI (up to 3.4 Gbps). It routes one DP++ input to either a DP++ sink or an HDMI/DVI sink, featuring programmable equalization, tunable voltage swing (4 levels), and pre-emphasis (4 levels + boost) for both output types. Used in notebook PCs and docking stations for signal integrity restoration across lossy PCB traces and cables.
For engineers reviewing the SN75DP126DSRHUR datasheet, SN75DP126DSRHUR pinout, SN75DP126DSRHUR application, or SN75DP126DSRHUR equivalent, key selection criteria include dual-sink switching logic, I²C-configurable EQ/pre-emphasis/VOD, failsafe AUX/DDC isolation, 2-kV HBM ESD rating, and dual-supply operation (1.05 V core / 3.3 V I/O).
Technical Context
The SN75DP126DSRHUR implements adaptive link training via AUX channel monitoring to auto-adjust input equalization and output signaling levels during DisplayPort link negotiation. Its dual-power architecture separates 1.05-V digital core (VDD) from 3.3-V I/O rails (VCC), enabling low-power standby mode (~2 mW) and D3 power-down state (10–15 mA).
It features independent sideband interfaces: separate AUX_SRC/AUX_SNK and SCL/SDA_SRC/SCL/SDA_SNK paths with integrated 60-kΩ pull-ups on source-side DDC, 130-kΩ pull-downs on HPD inputs, and configurable CAD detection logic. The PRIORITY pin determines sink selection order when both DP_HPD_SNK and TMDS_HPD_SNK are asserted.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DP Data Rate | Up to 5.4 Gbps (HBR2), supports full DisplayPort v1.2 compliance including RBR/HBR/HBR2 link rates. |
| HDMI/DVI Data Rate | Up to 3.4 Gbps, compliant with HDMI 1.4b and DVI 1.0 standards for resolutions beyond 1920×1440 and deep color at 1080p. |
| Input Equalization | Configurable gain: 9 dB (RBR/HBR), 18 dB (HBR2), 9 dB (TMDS data lanes), 3 dB (TMDS clock lane). |
| Output Voltage Swing | Four selectable differential VOD levels per lane (238–1300 mVpp for DP; 420–1200 mVpp for TMDS), adjustable via I²C or VSadj resistor. |
| Pre-emphasis Control | Four primary pre-emphasis levels (0–9.5 dB) plus secondary ±15% boost adjustment, independently set for DP and TMDS outputs. |
| Power Supply | Dual-rail: 1.05 V ±0.15 V (VDD core) and 3.3 V ±0.3 V (VCC I/O); shutdown current ≤4 mA, standby current ≤4 mA. |
| ESD Rating | ±2000 V HBM per JESD22-A114, protecting all I/O pins including HPD, CAD, AUX, and TMDS lanes. |
Pinout & Package
SN75DP126DSRHUR is housed in a 56-pin WQFN package (11.00 mm × 5.00 mm) with exposed thermal pad. Pin assignment follows the RHU dual-supply variant (SN75DP126DS), distinct from the single-supply SN75DP126SS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0p/IN0n – IN3p/IN3n | DP Main Link Lane Inputs | Differential 100-Ω inputs for four DP lanes; support AC coupling and squelch detection down to 60 mVpp. |
| DP_OUT0p/OUT0n – OUT3p/OUT3n | DP Main Link Lane Outputs | Differential 100-Ω outputs with programmable VOD (4 levels) and pre-emphasis (4 levels + boost). |
| TMDS_CLKp/n, OUT0p/n – OUT2p/n | HDMI/DVI TMDS Outputs | Differential TMDS outputs with voltage swing controlled by VSadj resistor and slew rate controlled by SRC pin. |
| AUX_SRCp/n, AUX_SNKp/n | DisplayPort AUX Channel | Bidirectional DP AUX path with failsafe operation; isolated from DDC when HDMI sink is selected. |
| SCL_SRC/SDA_SRC, SCL_SNK/SDA_SNK | DDC Interfaces | Separate I²C DDC paths for DP and HDMI sinks; source-side pins include 60-kΩ internal pull-ups. |
| HPD_SRC, DP_HPD_SNK, TMDS_HPD_SNK | Hot Plug Detect Signals | 5-V-tolerant HPD outputs/inputs with 130-kΩ internal pull-downs; HPD_SRC asserts high when either sink is connected. |
| I2C_CTL_EN, SCL_CTL/EQ, SDA_CTL/PRE | Local Configuration Interface | 3-level control pins enabling I²C address selection (0x58/0x5A), EQ setting (when I2C_CTL_EN low), or pre-emphasis control. |
| VDD, VCC, VDD_DREG, GND | Power & Ground | VDD = 1.05 V core supply; VCC = 3.3 V I/O supply; VDD_DREG requires local 1-μF decoupling; GND connects to exposed thermal pad. |
Key Features
| Feature | Design Value |
|---|---|
| Glue-less GPU interface | Direct compatibility with AMD, Intel, and NVIDIA graphics processors via native AUX/DDC separation and HPD/CAD logic. |
| Auto-configuration via link training | Real-time AUX monitoring adjusts input EQ and output VOD/pre-emphasis without host firmware intervention. |
| Integrated DP-HDMI Adaptor ID buffer | Accessible via DDC when HDMI/DVI sink is selected, enabling OS-level HDMI protocol identification. |
| Low-power operation modes | Standby (~2 mW), D3 power-down (10–15 mA), and output-disable squelch mode (53–75 mA) reduce system power in idle states. |
| Failsafe sideband isolation | Independent AUX and DDC paths prevent cross-talk between DP and HDMI sinks; HPD/CAD signals retain defined logic states during mode transitions. |
Applications
| Desktop PC Video Expansion | Notebook PC Docking Station |
|---|---|
Use Scenario: Adding HDMI/DVI output capability to a DP-only desktop GPU via add-in card or motherboard trace routing. IC Role / Device Role / Timing Role: Re-driver and protocol translator that restores signal integrity on long PCB traces and enables sink-type switching without GPU reconfiguration. Use Value: Eliminates need for discrete level shifters and external DDC multiplexers while maintaining full HDMI 1.4b timing compliance up to 340 MHz TMDS clock. |
Use Scenario: Enabling simultaneous connection of DP and HDMI monitors to a single laptop port via a compact dock. IC Role / Device Role / Timing Role: Dual-sink selector with automatic priority arbitration (PRIORITY pin) and independent HPD/CAD handling for plug-and-play monitor hot-swap. Use Value: Reduces BOM count by integrating AUX/DDC isolation, HPD logic, and re-driving into one 56-pin WQFN, saving >25 mm² PCB area vs discrete solutions. |
| Standalone PC Video Card | Embedded Display Interface Bridge |
Use Scenario: Upgrading legacy DVI-equipped video cards to support modern DP++ sources while retaining HDMI/DVI sink compatibility. IC Role / Device Role / Timing Role: Signal conditioner that compensates for interconnect loss and translates DP++ signaling to HDMI 1.4b TMDS with precise voltage swing control (VSadj). Use Value: Supports 10-bit deep color at 1080p via 3.4 Gbps TMDS, meeting HDMI 1.4b spec with <300 ps intra-pair skew at 2.7 Gbps. |
Use Scenario: Bridging DP output from SoC to HDMI display in space-constrained industrial HMIs or medical displays. IC Role / Device Role / Timing Role: Low-power re-driver with activity-detection circuitry that enters Output Disable mode when no valid DP input is detected. Use Value: Achieves ~2 mW standby power consumption and operates across 0°C to 85°C, satisfying extended temperature requirements for embedded applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort re-driver and TMDS translator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN75DP130RHUR | Single-output DP++ re-driver (no HDMI/DVI translation); supports higher HBR2 margin (6.75 Gbps) and lower 1.0-V core supply. | Used where only DP-to-DP extension is needed; lacks TMDS output capability and dual-sink switching logic. | Select SN75DP130RHUR when system requires higher bandwidth headroom and does not need HDMI/DVI sink support. |
| PTN3360BSB | Single-supply (3.3 V) DP++ to HDMI 1.4 translator; no programmable EQ/pre-emphasis; fixed 800-mVpp TMDS swing. | Targeted at cost-sensitive consumer docks; lacks I²C configuration, failsafe AUX isolation, and dual-power optimization. | Choose PTN3360BSB for simplified HDMI-only designs where fine-grained signal tuning and low-power modes are not required. |
Compared with SN75DP126DSRHUR, SN75DP130RHUR offers higher DP bandwidth but no HDMI translation, while PTN3360BSB provides fixed-function HDMI bridging at lower cost and complexity-neither matches the SN75DP126DSRHUR's dual-sink flexibility, programmable signal conditioning, or dual-rail power efficiency.
Availability
SN75DP126DSRHUR is available at Aetrix Electronics and suitable for notebook PC docking stations, desktop video expansion cards, and embedded display interface bridges requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SN75DP126DSRHUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in interface, power management, and signal chain ICs.
The SN75DP126DSRHUR belongs to TI's DisplayPort re-driver and protocol translator product line, designed specifically for high-fidelity video signal restoration and multi-standard sink interoperability in mobile and desktop computing platforms.
FAQ
What is the primary function of the SN75DP126DSRHUR in a video interface design?
The SN75DP126DSRHUR functions as a DisplayPort 1:2 re-driver switch with integrated TMDS translation, enabling a single DP++ source to drive either a DP++ sink or an HDMI/DVI sink. It restores signal integrity through programmable input equalization and output voltage swing/pre-emphasis, while managing sideband channels (AUX/DDC/HPD) independently for each sink type. This eliminates external multiplexers and level shifters in dual-output video systems.
How does the SN75DP126DSRHUR handle power management in portable applications?
The SN75DP126DSRHUR supports multiple low-power states optimized for mobile use: Standby mode draws ~2 mW when no sink is connected; D3 power-down consumes 10–15 mA; and Output Disable mode reduces current to 53–75 mA while maintaining HPD/CAD functionality. Its dual-supply architecture (1.05 V core / 3.3 V I/O) minimizes active power, and activity-detection circuitry automatically enters low-power states when no valid DP input is present.
Can the SN75DP126DSRHUR be configured without an external microcontroller?
Yes - the SN75DP126DSRHUR supports pin-strapping for basic configuration: HDMI/DVI sink type (HDMI_EN#), output priority (PRIORITY), TMDS slew rate (SRC), DDC output voltage (OVS), and TMDS pre-emphasis (SDA_CTL/PRE) are all controllable via dedicated 3-level logic inputs. While full I²C programming enables fine-grained tuning, essential functionality operates without firmware, making it suitable for simple hardware-based designs.
What is the role of the VSadj pin on the SN75DP126DSRHUR?
The VSadj pin on the SN75DP126DSRHUR sets the differential output voltage swing for the HDMI/DVI TMDS outputs using an external resistor to ground. A 4.7-kΩ resistor yields ~1000 mVpp; swing varies linearly (~2 mV/100 Ω) across 400–1200 mVpp. This pin has no effect when a DP++ sink is selected, preserving DP compliance. It enables precise TMDS amplitude tuning to meet HDMI 1.4b eye diagram and jitter specifications across varying cable lengths and loads.
Does the SN75DP126DSRHUR support simultaneous connection of both DP and HDMI sinks?
No - the SN75DP126DSRHUR is a 1:2 switch, not a splitter: it routes the DP++ input to *either* a DP++ sink *or* an HDMI/DVI sink, not both simultaneously. The PRIORITY pin determines which sink takes precedence when both HPD signals are asserted. However, its independent AUX/DDC/HPD/CAD interfaces allow seamless hot-plug detection and protocol handshaking for either sink type without host software reconfiguration.
SN75DP126DSRHUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Desktop, Notebook PCs
- Interface:
- I2C
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 56-WQFN (5x11)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SN75DP126DSRHUR FAQ
1.How can I place an order for SN75DP126DSRHUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP126DSRHUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP126DSRHUR reliable?
The price and inventory of SN75DP126DSRHUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP126DSRHUR is usually 5 days.
3.What payment methods are accepted for SN75DP126DSRHUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP126DSRHUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP126DSRHUR?
SN75DP126DSRHUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP126DSRHUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP126DSRHUR?
For technical support, including SN75DP126DSRHUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP126DSRHUR requirements.
6.How does Aetrix verify that SN75DP126DSRHUR is sourced from the original manufacturer or authorized distributors?
All SN75DP126DSRHUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP126DSRHUR meets industry standards.
7.What is the process for return or replacement of SN75DP126DSRHUR?
All SN75DP126DSRHUR units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP126DSRHUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP126DSRHUR part is unused and in its original packaging.
Return procedure for SN75DP126DSRHUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP126DSRHUR Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
