Texas Instruments SN75DP128ARTQT
- Part No.:
- SN75DP128ARTQT
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-VFQFN Exposed Pad
- Datasheet:
-
SN75DP128ARTQT.pdf
- Description:
- IC INTERFACE SPECIALIZED 56QFN
- Quantity:
- Payment:

- Shipping:

Inventory:508
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP128ARTQT from Texas Instruments is a DisplayPort 1:2 switch IC that routes one Dual-Mode DisplayPort input to either of two independent DisplayPort outputs, supporting data rates up to 2.7 Gbps per lane, 10.8 Gbps total throughput, and DisplayPort 1.1a compliance. It handles main link, AUX, HPD, and CAD switching for desktop PCs, notebooks, and docking stations.
For engineers reviewing the SN75DP128ARTQT datasheet, SN75DP128ARTQT pinout, SN75DP128ARTQT application, or SN75DP128ARTQT equivalent, key selection criteria include its 56-pin QFN package, dual-port HPD/CAD routing logic, DPVadj gain adjustment, ESD robustness (12 kV on main link), and commercial temperature range (0°C to 85°C).
Technical Context
The SN75DP128ARTQT implements a 2-to-1 MUX with priority-based port selection driven by HPD_A/HPD_B states and the Priority control pin. Its internal switching logic supports automatic failover, low-power state entry on dual HPD-low, and HPD/CAD signal repetition with programmable timing (tT1 = 2–4.7 ms, tT2 = 170–400 ms).
It replicates input waveform integrity across outputs using passive tracking architecture, with output amplitude adjustable via DPVadj resistor (6.49 kΩ nominal). The AUX channel operates in bidirectional differential mode (DisplayPort) or I²C mode (TMDS), dynamically optimized based on CAD pin status.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 2.7 Gbps per lane; enables full DisplayPort 1.1a compliance and 10.8 Gbps aggregate bandwidth |
| Operating Temperature | 0°C to 85°C ambient; suitable for commercial PC, notebook, and docking station thermal environments |
| ESD Protection | 12 kV HBM on main link pins; ensures robustness against handling and system-level electrostatic discharge |
| Supply Voltage | 4.5 V to 5.25 V; single 5-V rail operation simplifies power design and eliminates need for auxiliary supplies |
| Package | 56-pin 8 × 8 mm QFN; exposes thermal pad for efficient heat dissipation in high-density PCB layouts |
| Power Dissipation | 340 mW typical at 2.7 Gbps; enables stable operation without active cooling in compact enclosures |
| Main Link Skew | ≤40 ps inter-pair skew; preserves eye diagram integrity and meets DisplayPort jitter budget requirements |
Pinout & Package
SN75DP128ARTQT uses a 56-pin QFN (RTQT) package with exposed thermal pad. Pin functions are validated per TI SLLS940 datasheet, including 4×2 main link differential pairs (input + two output ports), dual AUX/HPD/CAD channels, and dedicated control pins (LP, Priority, DPVadj).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ML_IN 0(p/n) – ML_IN 3(p/n) | Main Link Input Differential Pairs | Accepts 4-lane DisplayPort 1.1a input; impedance-matched to 50 Ω for minimal reflection |
| ML_A 0(p/n) – ML_A 3(p/n) | Port A Main Link Output | Drives selected DisplayPort sink (A); output swing adjustable via DPVadj resistor |
| ML_B 0(p/n) – ML_B 3(p/n) | Port B Main Link Output | Drives selected DisplayPort sink (B); identical electrical specs to Port A outputs |
| AUX, AUX_A, AUX_B (p/n) | Bidirectional Auxiliary Data | Switches I²C or DP AUX bus; direction and mode determined by CAD pin state |
| HPD, HPD_A, HPD_B | Hot Plug Detect Interface | Repeats HPD signals with configurable timing; supports unplug detection and port failover |
| CAD, CAD_A, CAD_B | Cable Adapter Detect Control | Configures AUX channel behavior (DP vs. I²C) and enables dynamic signal path optimization |
| LP, Priority, DPVadj | Functional Control Inputs | LP enables high-impedance low-power state; Priority selects active port when both HPD inputs assert; DPVadj sets output gain |
| VDD, VDD*1, GND | Power and Reference | VDD powers core logic; VDD*1 sets HPD/CAD output voltage level (1.8–5.25 V); multiple GND/VDD pins reduce noise |
Key Features
| Feature | Design Value |
|---|---|
| 1:2 DisplayPort Switching | Enables single-source dual-display routing in space-constrained systems without protocol translation |
| Waveform-Mimicking Architecture | Maintains signal integrity by replicating input amplitude, edge rate, and jitter profile at outputs |
| Dual-Mode AUX Support | Automatically adapts AUX channel to DisplayPort differential or HDMI/DVI I²C mode based on CAD status |
| Programmable Output Gain | DPVadj pin accepts external resistor (4.53 kΩ/6.49 kΩ/10 kΩ) to fine-tune output voltage swing for trace loss compensation |
| Priority-Based Port Selection | Hardware-controlled arbitration resolves contention when both displays are connected, eliminating firmware dependency |
Applications
| Desktop PC Video Routing | Notebook Docking Station |
|---|---|
Use Scenario: A desktop motherboard routes GPU output to either an internal display or an external monitor via physical port selection. IC Role / Device Role / Timing Role: SN75DP128ARTQT acts as a transparent 1:2 DisplayPort switch, preserving link training and AUX channel handshaking without protocol awareness. Use Value: Eliminates need for dual GPU outputs or complex multiplexing logic while maintaining full 2.7 Gbps per lane bandwidth and ESD-hardened signal paths. | Use Scenario: A USB-C or proprietary docking station connects a notebook to multiple peripherals, including two independent DisplayPort monitors. IC Role / Device Role / Timing Role: SN75DP128ARTQT manages hot-plug detection, cable adapter signaling, and main link switching between two downstream sinks. Use Value: Enables seamless display switching and failover during dock attachment/detachment, with <400 ms HPD retraining time and no host-side driver changes. |
| Standalone Graphics Card | GPU-Accelerated Workstation |
Use Scenario: A discrete graphics card provides dual DisplayPort outputs from a single physical interface to support multi-monitor professional workflows. IC Role / Device Role / Timing Role: SN75DP128ARTQT serves as a front-end switch enabling one GPU lane set to drive two independent DP sinks with isolated HPD and CAD signaling. Use Value: Reduces PCB layer count and BOM cost versus dual-output PHY implementations while meeting DisplayPort 1.1a electrical compliance. | Use Scenario: A workstation GPU must simultaneously feed a high-resolution primary display and a secondary reference monitor for color-critical applications. IC Role / Device Role / Timing Role: SN75DP128ARTQT isolates signal paths between ports, preventing crosstalk-induced jitter accumulation and ensuring independent AUX channel operation. Use Value: Guarantees sub-35 ps peak-to-peak residual jitter on each output, preserving eye opening for 2560×1440@60Hz and higher timing-critical displays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort 1:2 switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PI3DPX1202ZLEX | Supports DisplayPort 1.2 (5.4 Gbps/lane); includes integrated equalization and retiming; requires external clock | Targeted at higher-bandwidth applications requiring longer trace reach or legacy source compatibility | Choose PI3DPX1202ZLEX when upgrading beyond 2.7 Gbps or needing signal conditioning; SN75DP128ARTQT remains optimal for cost-sensitive, 1.1a-compliant designs |
| TS3DV642RSBR | 64-channel analog switch; supports DisplayPort but lacks native HPD/CAD routing, AUX mode switching, and DPVadj gain control | Requires external logic for HPD arbitration and firmware coordination; not pin-compatible | TS3DV642RSBR suits custom routing where full DisplayPort-aware logic is implemented externally; SN75DP128ARTQT delivers turnkey DP switching with integrated control |
Compared with PI3DPX1202ZLEX and TS3DV642RSBR, SN75DP128ARTQT offers native DisplayPort 1.1a switching with hardware-based HPD/CAD management and programmable gain-reducing firmware overhead and layout complexity in commercial PC and docking applications.
Availability
SN75DP128ARTQT is available at Aetrix Electronics and suitable for desktop PCs, notebook docking stations, and standalone graphics cards requiring stable component supply, long-term industrial availability, and guaranteed sourcing from authorized channels.
Supply support for SN75DP128ARTQT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions with broad industrial and computing market reach.
The SN75DP128ARTQT belongs to TI's DisplayPort interface product line, designed specifically for high-fidelity, low-latency video routing in commercial computing platforms without protocol stack intervention.
FAQ
What is the maximum data rate supported by the SN75DP128ARTQT?
The SN75DP128ARTQT supports data rates up to 2.7 Gbps per main link lane, compliant with DisplayPort 1.1a specifications. This enables full bandwidth for resolutions up to 2560×1600@60Hz across both output ports. Total aggregate throughput reaches 10.8 Gbps (4 lanes × 2.7 Gbps), verified under PRBS 2⁷−1 test patterns with ≤35 ps peak-to-peak residual jitter.
Does the SN75DP128ARTQT require external configuration or firmware control?
No, the SN75DP128ARTQT operates autonomously using hardware-based logic. Port selection is determined by HPD_A/HPD_B states and the Priority pin; low-power mode is controlled by the LP pin; and output gain is set via a resistor on DPVadj. No I²C, SPI, or microcontroller interface is needed-SN75DP128ARTQT functions as a transparent analog switch with built-in digital arbitration.
How does the SN75DP128ARTQT handle Hot Plug Detect (HPD) signal routing?
The SN75DP128ARTQT repeats HPD signals from either HPD_A or HPD_B to the upstream HPD output with precise timing: propagation delay tPD(HPD) is 30–110 ns, minimum pulse duration tM(HPD) is 100 ns, and unplug detection timeout tT2(HPD) is 170–400 ms. When both HPD inputs are high, the Priority pin selects the active port, and HPD output follows that port's state-enabling seamless hot-plug transitions without host intervention.
Can the SN75DP128ARTQT be used with HDMI or DVI sources via Dual-Mode DisplayPort?
Yes, the SN75DP128ARTQT supports Dual-Mode DisplayPort operation. Its AUX channel automatically configures as an I²C bus when CAD indicates TMDS mode (HDMI/DVI), allowing EDID communication and HDCP handshaking. Main link switching remains transparent-the SN75DP128ARTQT does not interpret video protocols, making it compatible with any source that complies with DisplayPort 1.1a's dual-mode specification.
What thermal considerations apply to the SN75DP128ARTQT in continuous operation?
The SN75DP128ARTQT has a junction-to-board thermal resistance (RθJB) of 11.03°C/W with 4×4 thermal vias under the exposed pad. At 340 mW typical power dissipation, board temperature rise is ~3.7°C above ambient. For reliable operation at 85°C ambient, maintain ≥4 thermal vias connected to solid ground planes and avoid enclosing the QFN package without airflow-TI specifies derated power of 1449 mW at TA = 85°C for low-K PCBs.
SN75DP128ARTQT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Displays, Monitors, TV
- Interface:
- I2C
- Voltage - Supply:
- 4.5V ~ 5.25V
- Supplier Device Package:
- 56-QFN (8x8)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SN75DP128ARTQT FAQ
1.How can I place an order for SN75DP128ARTQT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP128ARTQT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP128ARTQT reliable?
The price and inventory of SN75DP128ARTQT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP128ARTQT is usually 5 days.
3.What payment methods are accepted for SN75DP128ARTQT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP128ARTQT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP128ARTQT?
SN75DP128ARTQT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP128ARTQT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP128ARTQT?
For technical support, including SN75DP128ARTQT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP128ARTQT requirements.
6.How does Aetrix verify that SN75DP128ARTQT is sourced from the original manufacturer or authorized distributors?
All SN75DP128ARTQT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP128ARTQT meets industry standards.
7.What is the process for return or replacement of SN75DP128ARTQT?
All SN75DP128ARTQT units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP128ARTQT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP128ARTQT part is unused and in its original packaging.
Return procedure for SN75DP128ARTQT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP128ARTQT Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

