Texas Instruments SN75DP130SSRGZT
- Part No.:
- SN75DP130SSRGZT
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
SN75DP130SSRGZT.pdf
- Description:
- IC VIDEO REDRIVER 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:847
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP130SSRGZT from Texas Instruments is a single-channel DisplayPort™ 1:1 redriver supporting DP v1.1a/v1.2 and HBR2 data rates up to 5.4 Gbps per lane, HDMI 1.4b TMDS signaling up to 340 MHz, and auto-link training for signal integrity recovery in notebook PCs and docking stations.
For engineers reviewing the SN75DP130SSRGZT datasheet, SN75DP130SSRGZT pinout, SN75DP130SSRGZT application, or SN75DP130SSRGZT equivalent, this device delivers programmable input equalization, tunable output voltage swing (238–1300 mVpp) and pre-emphasis (0–9.5 dB), dual-supply operation (VCC = 3.3 V, VDDD = 1.05 V), 48-pin VQFN package, and 2-kV HBM ESD protection - all critical for high-speed DP++ interconnect design.
Technical Context
The SN75DP130SSRGZT implements a fully configurable analog redriver architecture with four-stage input variable equalization (up to 18 dB gain for HBR2) and four primary differential output voltage swing (VOD) levels plus fine-tuned secondary boost via I²C. It supports both DP-native and DP++ Dual-Mode operation, enabling seamless interface to AMD/Intel/NVIDIA GPUs through dedicated AUX_SRC/AUX_SNK and DDC channels.
Its functional modes include Output Disable (squelch), Standby (~2 mW), Shutdown (<4 mA), and D3 power-down, with automatic activity detection on Main Link inputs. The device monitors AUX channel commands during link training and dynamically adjusts EQ and output parameters without host intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| HBR2 Data Rate | 5.4 Gbps per lane - enables full DisplayPort 1.2 UHD video transmission over lossy PCB traces |
| Output Voltage Swing (VOD) | 238–1300 mVpp across four selectable levels - matches sink receiver sensitivity and trace loss budget |
| Pre-emphasis Range | 0–9.5 dB with BOOST option - compensates high-frequency attenuation in long or narrow traces |
| Input Equalization Gain | Up to 18 dB for HBR2 - recovers degraded eye opening at receiver input |
| Power Dissipation (4-lane) | 468–828 mW typical - optimized for thermal management in space-constrained mobile platforms |
| ESD Protection | ±2 kV HBM - meets IEC 61000-4-2 Level 2 for robust system-level surge immunity |
| Operating Temperature | 0°C to 85°C - qualified for commercial-grade embedded display subsystems |
Pinout & Package
SN75DP130SSRGZT uses a 48-pin 7 mm × 7 mm VQFN package with exposed thermal pad. Pin functions are validated per TI SLLSE57E datasheet Rev. March 2015, including dedicated Main Link (IN0p/n–IN3p/n, OUT0p/n–OUT3p/n), AUX/DDC (AUX_SRCp/n, AUX_SNKp/n, SDA_DDC, SCL_DDC), HPD/CAD (HPD_SRC, HPD_SNK, CAD_SRC, CAD_SNK), control (RSTN, EN, ADDR_EQ), and dual-supply (VCC, VDDD, VDDD_DREG, GND) terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0p / IN0n – IN3p / IN3n | Main Link differential inputs | Accept 100-Ω differential DP signals; support RBR/HBR/HBR2 with configurable EQ |
| OUT0p / OUT0n – OUT3p / OUT3n | Main Link differential outputs | Drive 100-Ω terminated DP lanes with programmable VOD and pre-emphasis |
| AUX_SRCp/n, AUX_SNKp/n | Bidirectional AUX channel interfaces | Enable DP link training and sideband communication; support AC-coupled DP and TMDS modes |
| HPD_SRC / HPD_SNK | Hot Plug Detect I/O | 5-V tolerant sink input and 3.3-V open-drain source output for plug-and-play monitor detection |
| RSTN, EN | Hardware control inputs | Active-low reset (RSTN) forces high-Z outputs and register reset; EN enables/disables redriver operation |
| VCC, VDDD, VDDD_DREG | Power supply pins | VCC = 3.3 V analog/digital I/O rail; VDDD = 1.05 V core/Main Link supply; VDDD_DREG decouples internal regulator |
Key Features
| Feature | Design Value |
|---|---|
| Auto-configuration via Link Training | Self-adjusts input EQ and output VOD/PE in response to AUX-based DPCD commands - eliminates manual tuning |
| Glueless GPU Interface | Direct connection to AMD/Intel/NVIDIA graphics processors without level shifters or external logic |
| Dual-Supply Architecture (SS variant) | VCC = 3.3 V + VDDD = 1.05 V separation reduces noise coupling between analog redriver and digital control circuits |
| Activity-Based Low-Power Modes | Transitions to Output Disable mode when no valid DP signal detected - cuts power by >90% vs active operation |
| Integrated DDC/AUX FET Switch Logic | Shorts AC coupling caps during TMDS mode in DP++ applications - removes need for external MOSFETs |
Applications
| Notebook PC Docking Interface | Desktop GPU Signal Extension |
|---|---|
Use Scenario: Extending DisplayPort signals from laptop USB-C dock to multiple external monitors with varying cable lengths and connector types. IC Role / Device Role / Timing Role: Redrives and equalizes all four DP Main Link lanes while managing AUX channel handshaking and HPD signaling. Use Value: Restores signal integrity degraded by >15 cm PCB traces and passive cables, enabling stable 4K@60Hz output without redesigning layout. |
Use Scenario: Boosting DP signal integrity between discrete GPU and motherboard-mounted DP port or internal display panel. IC Role / Device Role / Timing Role: Acts as transparent re-timerless redriver with sub-300 ps propagation delay and <20 ps intra-pair skew. Use Value: Compensates for FR4 trace loss and via stubs, ensuring compliance with DP CTS 1.2a eye mask at 5.4 Gbps. |
| PC Standalone Video Card | DP++ Dual-Mode Adapter |
Use Scenario: Integrating DP redriver into compact PCIe video card to support multi-monitor DP daisy-chaining and MST hubs. IC Role / Device Role / Timing Role: Regenerates DP signal post-GPU output, providing programmable VOD/PE to match downstream sink requirements. Use Value: Enables reliable 5.4 Gbps operation across complex board routing with minimal BOM impact. |
Use Scenario: Converting DP source output to HDMI/DVI-compatible TMDS signals using DP++ Dual-Mode capability. IC Role / Device Role / Timing Role: Provides TMDS clock recovery, DDC passthrough, and AUX-controlled mode switching via CAD_SNK pin. Use Value: Eliminates need for separate TMDS transmitter IC - reduces layer count and component count in adapter designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort redriver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI SN65DP159RSBT | Supports DP 1.2a + HBR3 (8.1 Gbps); includes integrated re-timer functionality and spread-spectrum clocking | Required for 5K/8K displays or systems needing jitter cleanup beyond redriving; higher power (1.2 W typical) | Select SN65DP159RSBT when HBR3 bandwidth, deterministic latency, or jitter attenuation is mandatory |
| Parade PS8315-SP | Single-channel DP 1.2 redriver with identical 5.4 Gbps support but only single 3.3-V supply; no VDDD rail | Simpler power design but lacks independent core voltage optimization; lower max EQ gain (12 dB vs 18 dB) | Choose PS8315-SP for cost-sensitive designs where trace loss is moderate and dual-supply complexity must be avoided |
Compared with SN65DP159RSBT and PS8315-SP, SN75DP130SSRGZT provides optimal balance of HBR2 performance, low-power modes, and DP++ flexibility - making it ideal for mobile docking and GPU-adjacent redriving where power efficiency and HDMI compatibility are prioritized over HBR3 or re-timing.
Availability
SN75DP130SSRGZT is available at Aetrix Electronics and suitable for notebook PCs, desktop GPU signal extension, PC docking stations, and standalone video cards requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SN75DP130SSRGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-speed interface solutions for computing and display markets.
The SN75DP130SSRGZT belongs to TI's DisplayPort redriver product line, designed specifically to solve signal integrity challenges in mobile and desktop display interconnects - balancing power efficiency, programmability, and DP++ interoperability.
FAQ
What is the primary function of the SN75DP130SSRGZT in a DisplayPort system?
The SN75DP130SSRGZT functions as a single-channel DisplayPort 1:1 redriver that regenerates degraded high-speed DP signals - compensating for PCB trace loss and switching-related distortion. It supports full DP v1.2 HBR2 (5.4 Gbps) and DP++ Dual-Mode for HDMI/DVI compatibility. Its role is to restore signal integrity without altering protocol timing, making it essential for maintaining compliance across long or lossy interconnects in devices like docking stations and GPU add-in cards.
Does the SN75DP130SSRGZT require external configuration to operate?
No - the SN75DP130SSRGZT supports autonomous operation via built-in link training: it monitors AUX channel commands and automatically adjusts input equalization and output voltage swing/pre-emphasis. However, full programmability is available via its I²C interface (SDA_CTL/SCL_CTL), allowing engineers to override defaults for custom tuning. The ADDR_EQ pin selects one of three I²C addresses, enabling multiple SN75DP130SSRGZT devices on the same bus.
How does the SN75DP130SSRGZT handle power management in battery-powered systems?
The SN75DP130SSRGZT incorporates multiple low-power states optimized for mobile use: Output Disable mode activates automatically when no DP signal is detected (reducing power to ~126 mW), Standby mode draws just ~2 mW when no sink is connected, and Shutdown mode consumes <4 mA. These modes are controlled via RSTN and EN pins, and the device's activity-detection circuitry eliminates need for host firmware intervention - extending battery life in notebooks and portable docks.
Can the SN75DP130SSRGZT be used in HDMI-only applications?
Yes - the SN75DP130SSRGZT supports HDMI 1.4b TMDS signaling up to 340 MHz (3.4 Gbps) via its DP++ Dual-Mode capability. In TMDS mode, it uses the same Main Link lanes with adjusted equalization and output drive strength, while leveraging dedicated SDA_DDC/SCL_DDC pins for DDC communication and AUX_SRC/AUX_SNK for sideband control. The CAD_SNK pin selects mode, and internal FET switch logic shorts AC coupling caps - enabling true glueless HDMI interface without external components.
What package and thermal characteristics define the SN75DP130SSRGZT?
The SN75DP130SSRGZT uses a 48-pin VQFN package (7 mm × 7 mm) with exposed thermal pad, specified for 0°C to 85°C operation. Its thermal metrics include RθJA = 35.1°C/W and RθJB = 11.7°C/W, enabling reliable operation in thermally constrained spaces like ultrabook docks. The exposed pad must be soldered to a solid thermal plane; TI recommends ≥6 thermal vias under the pad for optimal heat dissipation, especially in 4-lane configurations drawing up to 828 mW.
SN75DP130SSRGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Redriver
- Applications:
- Video Display
- Standards:
- DPv 1.1a, DP v1.2
- Control Interface:
- I2C
- Voltage - Supply:
- 3.0V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-VQFN (7x7)
SN75DP130SSRGZT FAQ
1.How can I place an order for SN75DP130SSRGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP130SSRGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP130SSRGZT reliable?
The price and inventory of SN75DP130SSRGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP130SSRGZT is usually 5 days.
3.What payment methods are accepted for SN75DP130SSRGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP130SSRGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP130SSRGZT?
SN75DP130SSRGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP130SSRGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP130SSRGZT?
For technical support, including SN75DP130SSRGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP130SSRGZT requirements.
6.How does Aetrix verify that SN75DP130SSRGZT is sourced from the original manufacturer or authorized distributors?
All SN75DP130SSRGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP130SSRGZT meets industry standards.
7.What is the process for return or replacement of SN75DP130SSRGZT?
All SN75DP130SSRGZT units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP130SSRGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP130SSRGZT part is unused and in its original packaging.
Return procedure for SN75DP130SSRGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP130SSRGZT Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
