Texas Instruments SN75DP139RGZT
- Part No.:
- SN75DP139RGZT
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
SN75DP139RGZT.pdf
- Description:
- IC INTERFACE SPECIALIZED 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:345
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP139RGZT from Texas Instruments is a DisplayPort-to-TMDS level-shifting re-driver IC designed for DP++ (Dual-Mode DisplayPort) interface translation in video signal chains. It converts DisplayPort 1.1a/1.2 main link differential signals to HDMI/DVI-compliant TMDS outputs, supports up to 3.4 Gbps data rate and 340 MHz TMDS clock, enables 4k×2k@30Hz/24bpp and deep color (36bpp), and operates across 0°C to 85°C in a 48-pin 7 mm × 7 mm VQFN package.
For engineers reviewing the SN75DP139RGZT datasheet, SN75DP139RGZT pinout, SN75DP139RGZT application, or SN75DP139RGZT equivalent, this page delivers verified electrical specs, validated pin functions for the RGZ package, confirmed HDMI 1.4b and DVI 1.0 compliance, real-world timing jitter values (≤50 ps residual data jitter), and precise thermal metrics (θJB = 10.9°C/W) - all critical for high-speed video interface design, dongle layout, and GPU-to-monitor signal integrity validation.
Technical Context
The SN75DP139RGZT implements a dual-path architecture: a DisplayPort physical layer receiver with adaptive equalization for degraded DP input signals, and a TMDS-level-shifting re-driver with programmable slew rate (via I2C_EN and SRC pins) and voltage swing control (via Vsadj resistor). It integrates bidirectional DDC/I²C buffering with offset selection (OVS) and HPD logic inversion (HPDINV) to support both HDMI and DVI connector detection and handshaking.
Its functional modes are controlled by OE_N (output enable/power-save), DDC_EN (DDC buffer on/off), and I2C_EN (HDMI/DVI mode selection), enabling dynamic power management and protocol-aware signal conditioning. The device maintains strict TMDS output compliance through calibrated termination (50 Ω ±10%), controlled VOD(PP) (800–1200 mV), and low inter-pair skew (≤100 ps), meeting HDMI 1.4b timing and eye diagram requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 3.4 Gbps - supports 1080p@120Hz, 4k×2k@30Hz, and HDMI 1.4b 3D video timing |
| TMDS Clock Rate | Up to 340 MHz - enables high-resolution HDTV and deep-color (36bpp) pixel rates |
| Output Voltage Swing | 800–1200 mV peak-to-peak differential - meets HDMI/DVI TMDS amplitude compliance |
| Residual Jitter | ≤50 ps peak-to-peak data jitter - ensures clean eye opening at 3 Gbps for reliable HDMI sink lock |
| ESD Rating | ±10 kV HBM on all pins - robust protection for hot-plug interfaces in docking stations and dongles |
| Operating Temperature | 0°C to 85°C - qualified for commercial notebook, GPU add-in card, and desktop PC environments |
| Package | 48-pin VQFN (RGZ), 7 mm × 7 mm - thermally enhanced for high-speed signal integrity and board space efficiency |
Pinout & Package
SN75DP139RGZT uses a 48-pin VQFN (RGZ) package with exposed thermal pad connected to GND. Pin count, layout, and signal mapping are specific to the RGZ variant and differ from the 40-pin WQFN (RSB) version.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN_D1±, IN_D2±, IN_D3±, IN_D4± | DisplayPort Main Link Differential Inputs | Accepts DP 1.1a/1.2 lanes with built-in equalization; supports AC-coupled 100 Ω differential termination |
| OUT_D1±, OUT_D2±, OUT_D3±, OUT_D4± | TMDS Data/Clock Differential Outputs | Level-shifted, slew-controlled outputs compliant with HDMI 1.4b/DVI 1.0; OUT_D4± carries TMDS clock |
| HPD_SOURCE / HPD_SINK | Hot Plug Detect Output/Input | Bi-directional HPD signaling with selectable logic inversion (HPDINV); internal 130 kΩ pull-down on HPD_SINK |
| SDA_SOURCE/SCL_SOURCE / SDA_SINK/SCL_SINK | Bidirectional DDC/I²C Interface | Integrated active I²C buffer with offset selection (OVS) and enable (DDC_EN); supports HDMI/DVI EDID read |
| OE_N, I2C_EN, VSadj, SRC, HPDINV, OVS, DDC_EN | Configuration & Control Inputs | Enable/disable, protocol mode (HDMI/DVI), voltage swing tuning, edge rate control, and HPD logic polarity |
Key Features
| Feature | Design Value |
|---|---|
| Integrated TMDS Level-Shifting Re-Driver | Converts DP differential signals to HDMI/DVI-compliant TMDS levels without external level shifters or terminations |
| Receiver Equalization | Compensates for channel loss up to 15 dB at 1.7 GHz - extends reach for long DP cables in docking stations |
| I²C-Based Connector Recognition | Detects HDMI vs. DVI sink via internal register read enabled by I2C_EN - enables automatic TMDS timing adaptation |
| Programmable TMDS Slew Rate | Adjustable rise/fall times (60–220 ps range) via SRC and I2C_EN pins - optimizes signal integrity for varying PCB trace lengths |
| Configurable HPD Logic Polarity | HPDINV pin selects VOH = 3.2 V (non-inverted) or 1.1 V (inverted) - matches sink-side HPD voltage thresholds |
Applications
| DP-to-HDMI Dongle | GPU Add-In Card |
|---|---|
Use Scenario: Compact USB-C or Mini DisplayPort to HDMI adapter enabling laptop video output to consumer displays. IC Role / Device Role / Timing Role: DP++ re-driver translating DisplayPort source signals into HDMI 1.4b-compliant TMDS streams with embedded audio and CEC passthrough. Use Value: Enables plug-and-play compatibility with HDMI sinks without firmware modification; supports 4k@30Hz and 3D video via precise 340 MHz clock generation. |
Use Scenario: High-end graphics card with native DP output adding HDMI/DVI ports via on-board level shifting. IC Role / Device Role / Timing Role: Signal conditioner placed between GPU DP PHY and HDMI connector, providing equalization, slew control, and HPD/DDC bridging. Use Value: Eliminates need for discrete redrivers and level shifters; reduces BOM count while maintaining HDMI 1.4b compliance under thermal load. |
| Notebook Docking Station | Desktop PC Video Hub |
Use Scenario: Multi-port dock connecting laptop DP Alt Mode to HDMI monitor, DVI projector, and USB peripherals. IC Role / Device Role / Timing Role: Dual-mode interface translator supporting simultaneous HDMI and DVI sink detection via I2C_EN and DDC_EN control. Use Value: Enables single hardware design for mixed-display environments; HPDINV and OVS pins allow per-port HPD/EDID tuning. |
Use Scenario: Motherboard-integrated video hub routing integrated GPU DP output to multiple rear-panel display interfaces. IC Role / Device Role / Timing Role: TMDS re-driver with low-power shutdown (PSD1–PSD4 < 3 mW) activated during display sleep states. Use Value: Reduces system standby power; thermal resistance (θJB = 10.9°C/W) ensures stable operation in dense motherboard layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort-to-TMDS re-driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN75DP159RGZT | Higher data rate (5.4 Gbps), supports HDMI 2.0 (600 MHz TMDS clock), adds HDCP 1.4 support | Required for 4k@60Hz, HDR, or HDCP-protected content; not backward-compatible with SN75DP139RGZT pinout | Select when upgrading to HDMI 2.0 bandwidth or HDCP compliance is mandatory; requires PCB redesign. |
| PTN3360BS/V1,118 | NXP part; supports DP 1.2 to HDMI 1.4b; identical 48-VQFN package but different pin mapping and no HPDINV/OVS control | Lacks programmable HPD logic polarity and DDC offset selection - limits flexibility in mixed-sink docking designs | Use where cost sensitivity outweighs configurability needs; verify HPD and DDC timing against sink specifications. |
Compared with SN75DP139RGZT, SN75DP159RGZT delivers higher bandwidth and HDCP for next-gen displays but requires layout changes, while PTN3360BS/V1,118 offers functional equivalence at lower cost but sacrifices HPD/DDC tuning capability essential for robust multi-sink interoperability.
Availability
SN75DP139RGZT is available at Aetrix Electronics and suitable for DP++ dongles, GPU add-in cards, and notebook docking stations requiring stable component supply, long-lifecycle support, and guaranteed traceable sourcing for industrial and commercial video interface designs.
Supply support for SN75DP139RGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with decades of expertise in high-speed interface ICs and video signal conditioning.
The SN75DP139RGZT belongs to TI's DisplayPort re-driver product line, engineered specifically for DP++ translation in space-constrained, thermally demanding video interface applications such as portable docks and GPU cards.
FAQ
What is the maximum supported resolution and refresh rate for SN75DP139RGZT?
The SN75DP139RGZT supports up to 4k × 2k resolution at 30 Hz with 24-bit color depth, and 1080p at up to 120 Hz. Its 3.4 Gbps data rate and 340 MHz TMDS clock capability align with HDMI 1.4b specifications, enabling deep color (36bpp) and 3D video formats. These limits are defined by the device's electrical characteristics and are validated in TI's SLLS977F datasheet under recommended operating conditions.
Does SN75DP139RGZT support HDCP encryption?
No, SN75DP139RGZT does not implement HDCP encryption or key management. It is a physical-layer re-driver only - it translates DisplayPort signals to TMDS format and handles HPD/DDC handshaking, but passes encrypted content transparently. For HDCP-compliant systems, an external HDCP repeater or source/sink with built-in HDCP must be used alongside SN75DP139RGZT.
How does the Vsadj resistor affect SN75DP139RGZT performance?
The Vsadj resistor (recommended 4.02 kΩ ±5%) sets the TMDS output voltage swing precision. It directly controls VOD(PP) to maintain 800–1200 mV compliance; deviation causes non-compliant eye diagrams. System-level losses, AVCC variation, and RT tolerance impact optimal value - TI Figure 19 provides reference curves. Incorrect Vsadj selection risks HDMI sink detection failure or signal integrity degradation.
Can SN75DP139RGZT operate in both HDMI and DVI modes simultaneously?
No - SN75DP139RGZT operates in either HDMI or DVI mode, selected by the I2C_EN pin state (high = HDMI, low = DVI). This configures internal registers, slew rate profiles, and DDC behavior. Simultaneous operation is not supported; mode switching requires pin reconfiguration and may interrupt active video. Dual-sink use requires separate SN75DP139RGZT instances or external multiplexing.
What thermal management guidance applies to SN75DP139RGZT in a 7 mm × 7 mm VQFN package?
SN75DP139RGZT has a junction-to-board thermal resistance (θJB) of 10.9°C/W for the RGZ package. To maintain operation within 0°C–85°C ambient, the PCB must include a solid thermal pad connected to ≥4 thermal vias to internal ground planes. Power dissipation ranges from 396 mW (HDMI active) to <3 mW (shutdown), so thermal design must prioritize worst-case mode. TI recommends following layout guidelines in Section 10 of SLLS977F.
SN75DP139RGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Desktop, Notebook PCs
- Interface:
- I2C, 2-Wire Serial
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-VQFN (7x7)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SN75DP139RGZT FAQ
1.How can I place an order for SN75DP139RGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP139RGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP139RGZT reliable?
The price and inventory of SN75DP139RGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP139RGZT is usually 5 days.
3.What payment methods are accepted for SN75DP139RGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP139RGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP139RGZT?
SN75DP139RGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP139RGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP139RGZT?
For technical support, including SN75DP139RGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP139RGZT requirements.
6.How does Aetrix verify that SN75DP139RGZT is sourced from the original manufacturer or authorized distributors?
All SN75DP139RGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP139RGZT meets industry standards.
7.What is the process for return or replacement of SN75DP139RGZT?
All SN75DP139RGZT units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP139RGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP139RGZT part is unused and in its original packaging.
Return procedure for SN75DP139RGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP139RGZT Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

