My Inquiry
My Account
Texas Instruments SN75DP139RSBT
- Part No.:
- SN75DP139RSBT
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
SN75DP139RSBT.pdf
- Description:
- IC INTERFACE SPECIALIZED 40WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:379
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP139RSBT from Texas Instruments is a DisplayPort-to-TMDS level-shifting re-driver IC designed for DP++ (Dual-Mode DisplayPort) interface translation in video signal path applications. It converts DisplayPort 1.1a/1.2 main link differential signals to TMDS-compatible outputs supporting HDMI 1.4b and DVI 1.0 standards, operates up to 3.4 Gbps, delivers 340 MHz TMDS clock capability, and enables 4k × 2k @30 Hz / 24bpp or deep-color 36bpp operation in GPU-connected dongles and docking stations.
For engineers reviewing the SN75DP139RSBT datasheet, SN75DP139RSBT pinout, SN75DP139RSBT application, or SN75DP139RSBT equivalent, this page provides verified technical context, package-specific pin mapping, real-world use cases in DP-to-HDMI/DVI conversion, and validated alternative options for display interface bridging designs requiring HDMI 1.4b compliance and 3.4 Gbps data rate support.
Technical Context
The SN75DP139RSBT implements a dual-mode DisplayPort physical layer receiver with integrated equalization, followed by a TMDS-level-shifting re-driver stage with programmable output swing (via Vsadj), edge-rate control (SRC/I2C_EN), and HPD logic inversion (HPDINV). Its architecture supports bidirectional DDC/I²C buffering between source (DisplayPort AUX) and sink (HDMI/DVI DDC) sides with selectable voltage offset (OVS) and enable control (DDC_EN).
It features four independent TMDS data/clock output channels (OUT_D1–D4), hot-plug detect signal translation (HPD_SOURCE/HPD_SINK), and configurable power-saving modes via OE_N. All I/Os are rated for 3.3 V operation, with enhanced ESD protection (±10 kV HBM) and operation across 0°C to 85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 3.4 Gbps - supports 4k × 2k @30 Hz, 1080p @12-bit color, and HDMI 1.4b 3D graphics timing. |
| TMDS Clock Rate | Up to 340 MHz - enables high-resolution progressive-scan video transmission with deep color (36bpp). |
| Output Voltage Swing | 400–600 mV single-ended - adjustable via external 4.02 kΩ ±5% resistor (Vsadj) for system-level HDMI/DVI compliance. |
| Propagation Delay | 250–600 ps (TMDS path) - low-latency re-driving critical for timing-critical video interfaces. |
| ESD Rating | ±10 kV HBM on all pins - robust protection for consumer and industrial display interconnect environments. |
| Operating Temperature | 0°C to 85°C - qualified for notebook, docking station, and GPU add-in card thermal profiles. |
| Supply Voltage | 3.0 V to 3.6 V (VCC); 3.0 V to 3.6 V (AVCC) - compatible with standard 3.3 V logic rails and HDMI termination supplies. |
Pinout & Package
SN75DP139RSBT is housed in a 40-pin WQFN (RSB) package measuring 5.00 mm × 5.00 mm with an exposed thermal pad connected to GND. Pin functions are fully defined per TI SLLS977F datasheet Rev F (July 2017), including dedicated DisplayPort input (IN_D1–D4), TMDS output (OUT_D1–D4), DDC/I²C bidirectional buffers (SDA/SCL_SOURCE/SINK), HPD translation (HPD_SOURCE/HPD_SINK), and configuration controls (OE_N, I2C_EN, Vsadj, SRC, OVS, DDC_EN, HPDINV).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN_D1+/− to IN_D4+/− | DisplayPort Main Link Differential Inputs | Accept DP 1.1a/1.2 signals; internally terminated to 50 Ω with common-mode bias at ~1 V. |
| OUT_D1+ to OUT_D4+ | TMDS Data/Clock Differential Outputs | Drive HDMI/DVI sinks with programmable swing, slew rate, and inter-pair skew ≤100 ps. |
| HPD_SOURCE / HPD_SINK | Hot Plug Detect Translation | Converts DP HPD logic to HDMI/DVI levels; HPDINV selects VOH = 3.2 V (non-inverted) or 0.9 V (inverted). |
| SDA_SOURCE / SCL_SOURCE | DisplayPort AUX Channel I/O | Bidirectional DP AUX interface; supports I²C register readback for connector detection (HDMI vs DVI). |
| SDA_SINK / SCL_SINK | TMDS DDC Channel I/O | Drives HDMI/DVI DDC bus; DDC_EN enables/disables buffer; OVS selects VOL/VIL offset range for sink-side compatibility. |
| OE_N | Output Enable / Power-Saving Control | Active-low; places TMDS outputs in high-Z and disables main link path when asserted (high), reducing ICC to <15 μA. |
| I2C_EN | HDMI/DVI Mode Select | High = HDMI mode (fastest TMDS edge rate); Low = DVI mode (slower edge rate); determines internal register visibility. |
| Vsadj | TMDS Output Swing Calibration | Connects to 4.02 kΩ ±5% resistor to GND; sets precise output voltage swing for HDMI/DVI compliance margin. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated TMDS Level-Shifting Re-Driver | Translates DP differential signals to HDMI/DVI-compliant TMDS levels without external level shifters or discrete buffers. |
| Programmable TMDS Edge Rate | Configurable rise/fall times via SRC and I2C_EN pins - supports both HDMI (fast) and DVI (slower) timing requirements. |
| DDC/I²C Bidirectional Buffering | Active buffer isolates DP AUX and HDMI/DVI DDC domains while enabling EDID/SCDC communication across protocols. |
| HPD Logic Translation & Inversion | HPD_SOURCE output level and polarity configurable via HPDINV pin to match sink-side expectations (e.g., HDMI 3.2 V vs DP 0.9 V). |
| Low-Power Shutdown Modes | Four distinct low-power states (PSD1–PSD4) with shutdown current as low as 5.5 μA - ideal for always-on display interfaces. |
Applications
| DP-to-HDMI Dongle | Docking Station Video Hub |
|---|---|
|
Use Scenario: Compact USB-C or Mini DisplayPort to HDMI adapter enabling laptop video output to HDMI monitors. IC Role / Device Role / Timing Role: DP++ re-driver translating DisplayPort source signals into HDMI 1.4b-compliant TMDS streams with embedded DDC and HPD handshaking. Use Value: Enables plug-and-play HDMI connectivity without firmware changes; supports 4k × 2k @30 Hz and 3D video via 340 MHz TMDS clock. |
Use Scenario: Multi-port docking station aggregating GPU video output to multiple HDMI/DVI displays simultaneously. IC Role / Device Role / Timing Role: Signal integrity repeater restoring DP signal quality before conversion to TMDS; handles protocol-aware HPD/DDC routing. Use Value: Maintains signal fidelity over longer PCB traces; supports hot-plug detection and EDID passthrough across mixed-display configurations. |
| Notebook Internal DP++ Interface | GPU Add-in Card Video Bridge |
|
Use Scenario: Integrated DP++ interface inside thin-and-light notebooks connecting discrete GPU to internal eDP or external HDMI port. IC Role / Device Role / Timing Role: Level-shifting re-driver ensuring HDMI/DVI compatibility from native DP PHY; manages voltage domain isolation and timing alignment. Use Value: Eliminates need for separate HDMI transmitter IC; reduces BOM count and layout complexity while meeting HDMI 1.4b electrical specs. |
Use Scenario: High-performance graphics card adding HDMI/DVI output capability alongside native DisplayPort connectors. IC Role / Device Role / Timing Role: High-speed re-driver with receiver equalization compensating for signal loss across GPU PCB routing and connector insertion loss. Use Value: Extends usable trace length; supports deep color (36bpp) and high-refresh 1080p via precise TMDS voltage swing control (Vsadj). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort-to-TMDS re-driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI SN75DP159RSBT | Supports higher 5.4 Gbps data rate (DP 1.2a + HDMI 2.0), adds HDCP 2.2 support, larger 48-pin VQFN package. | Required for HDMI 2.0 4k@60Hz or HDCP-protected content; not drop-in compatible due to pin count and feature set differences. | Select SN75DP159RSBT only when HDMI 2.0 bandwidth or HDCP 2.2 is mandatory; SN75DP139RSBT remains optimal for HDMI 1.4b cost-sensitive designs. |
| Parade Technologies PS8315-GEN2 | Single-chip DP++ to HDMI 2.0 converter with integrated HDCP engine, 64-pin QFN, no external Vsadj resistor needed. | Provides full protocol translation (including audio packet handling) rather than pure physical-layer re-driving; requires different layout and firmware integration. | Choose PS8315-GEN2 for turnkey HDMI 2.0 solutions with HDCP; SN75DP139RSBT is preferred for minimal-footprint, low-cost, hardware-only re-driving where HDCP is handled upstream. |
Compared with SN75DP159RSBT and PS8315-GEN2, SN75DP139RSBT offers the lowest gate count, smallest 5×5 mm footprint, and simplest implementation for HDMI 1.4b/DVI 1.0 translation-making it ideal for space-constrained dongles and cost-sensitive docking systems where 3.4 Gbps bandwidth suffices.
Availability
SN75DP139RSBT is available at Aetrix Electronics and suitable for DP-to-HDMI dongles, notebook internal DP++ interfaces, and docking station video hubs requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SN75DP139RSBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with decades of display interface IP expertise.
The SN75DP139RSBT belongs to TI's DisplayPort physical layer re-driver product line, engineered specifically for DP++ (Dual-Mode DisplayPort) translation in compact, low-power video interface applications such as dongles and docking stations.
FAQ
What is the primary function of the SN75DP139RSBT in a video interface design?
The SN75DP139RSBT serves as a DisplayPort-to-TMDS level-shifting re-driver that translates DP 1.1a/1.2 main link signals into HDMI 1.4b- or DVI 1.0-compliant TMDS outputs. It performs receiver equalization, output voltage swing control (via Vsadj), HPD logic translation, and bidirectional DDC buffering - all within a single 40-pin WQFN package. This enables direct DP++ connectivity to HDMI/DVI sinks without external level shifters or protocol converters.
Does the SN75DP139RSBT support HDMI 2.0 or higher data rates?
No, the SN75DP139RSBT is specified for a maximum data rate of 3.4 Gbps, which aligns with HDMI 1.4b and DVI 1.0 specifications. It does not support HDMI 2.0 (6 Gbps) or HDMI 2.1 (12+ Gbps) bandwidths. For HDMI 2.0 applications, TI recommends the SN75DP159RSBT, which supports up to 5.4 Gbps and includes HDCP 2.2 functionality.
How is TMDS output voltage swing controlled on the SN75DP139RSBT?
The SN75DP139RSBT uses an external precision resistor (RVsadj = 4.02 kΩ ±5%) connected between the Vsadj pin and GND to calibrate TMDS output voltage swing. This resistor sets the driver's output amplitude to meet HDMI/DVI compliance margins - typically 400–600 mV single-ended - and compensates for system-level losses, AVCC variation, and termination resistance tolerance.
Can the SN75DP139RSBT distinguish between HDMI and DVI connectors automatically?
Yes, the SN75DP139RSBT uses its integrated I²C logic block and I2C_EN pin to differentiate HDMI and DVI connectors. When I2C_EN is high, the internal I²C register becomes readable - indicating HDMI mode and selecting faster TMDS edge rates. When I2C_EN is low, the register is disabled - indicating DVI mode and selecting slower edge rates. This enables automatic protocol-adaptive signal conditioning.
What power-saving modes does the SN75DP139RSBT support, and how low can quiescent current go?
The SN75DP139RSBT supports four low-power shutdown states (PSD1–PSD4) controlled by OE_N, DDC_EN, and HPDINV. In the deepest state (PSD1: OE_N = 5 V, DDC_EN = 0 V, HPDINV = 0 V), supply current drops to 5.5–15 μA. This enables ultra-low-power operation in always-on display interfaces while retaining fast wake-up capability for hot-plug events.
SN75DP139RSBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Desktop, Notebook PCs
- Interface:
- I2C, 2-Wire Serial
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 40-WQFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SN75DP139RSBT FAQ
1.How can I place an order for SN75DP139RSBT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP139RSBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP139RSBT reliable?
The price and inventory of SN75DP139RSBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP139RSBT is usually 5 days.
3.What payment methods are accepted for SN75DP139RSBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP139RSBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP139RSBT?
SN75DP139RSBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP139RSBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP139RSBT?
For technical support, including SN75DP139RSBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP139RSBT requirements.
6.How does Aetrix verify that SN75DP139RSBT is sourced from the original manufacturer or authorized distributors?
All SN75DP139RSBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP139RSBT meets industry standards.
7.What is the process for return or replacement of SN75DP139RSBT?
All SN75DP139RSBT units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP139RSBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP139RSBT part is unused and in its original packaging.
Return procedure for SN75DP139RSBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP139RSBT Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
