My Inquiry
My Account
Texas Instruments SN75DP159RGZR
- Part No.:
- SN75DP159RGZR
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
SN75DP159RGZR.pdf
- Description:
- IC VIDEO RETIMER 48VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:8,822
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP159RGZR from Texas Instruments is a 6-Gbps AC-coupled TMDS™ to HDMI™ level shifter retimer with integrated CDR, adaptive/fixed equalization (up to 16.5 dB), and I²C/pin-strap programmability. It supports HDMI 2.0b electrical compliance, DP++ dual-mode (v1.1), and operates across 0°C to 85°C for extended commercial applications - enabling Ultra HD (4K×2K/60 Hz) video transmission in HDMI dongles and docking stations.
For engineers reviewing the SN75DP159RGZR datasheet, SN75DP159RGZR pinout, SN75DP159RGZR application, or SN75DP159RGZR equivalent, key selection criteria include its 48-pin VQFN package, dual-mode DisplayPort-to-HDMI retiming capability, programmable slew/de-emphasis, TMDS output swing control via Vsadj, and fail-safe HPD/DDC handling for robust sink-source handshaking.
Technical Context
The SN75DP159RGZR implements a full retimer architecture with embedded clock data recovery (CDR) for high-frequency jitter cleanup above 1 Gbps, and automatically reverts to redriver mode below that threshold. Its receiver combines adaptive and fixed equalization to compensate for ISI-induced loss on bandwidth-limited PCB traces or cables.
Transmit-side features include programmable pre-emphasis, three-level slew rate control, selectable transmit termination (75–300 Ω), and TMDS output amplitude adjustment via external Vsadj resistor (4.5–7.5 kΩ). Configuration is supported via I²C or pin strapping, with dedicated AUX/DDC bridging and fail-safe HPD_SNK input handling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 6 Gbps per lane - enables 4K×2K/60 Hz (8-bit color) and 1080p/60 Hz (16-bit color) HDMI 2.0b video transport. |
| Equalization | Adaptive + fixed up to 16.5 dB - compensates inter-symbol interference from long cables or lossy board traces. |
| Power Dissipation | 435 mW typical in 6-Gbps retimer mode - optimized for thermally constrained dongle and adapter designs. |
| Operating Temperature | 0°C to 85°C - qualified for extended commercial environments, distinct from SN65DP159's –40°C to 85°C industrial range. |
| Package | 48-pin VQFN (7 mm × 7 mm, 0.5 mm pitch) - pin-compatible with TPD158 redriver and supports full DP dual-mode feature set. |
| Supply Voltages | VCC = 3.3 V ±10%, VDD = 1.1 V ±17% - dual-rail operation enables low-noise analog signaling and digital logic separation. |
| ESD Rating | ±2000 V HBM, ±500 V CDM - meets JEDEC JESD22-A114B and JESD22-C101 for robust manufacturing and system integration. |
Pinout & Package
SN75DP159RGZR uses a 48-pin VQFN (RGZ) package with exposed thermal pad connected to ground. The layout supports high-speed differential routing for three TMDS data lanes and clock, plus fail-safe DDC/AUX and HPD interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN_D0p/n to IN_D2p/n, IN_CLKp/n | Differential input pair (3 data + clock) | Accepts AC-coupled DisplayPort or TMDS signals; supports DP++ dual-mode physical layer input. |
| OUT_D0p/n to OUT_D2p/n, OUT_CLKp/n | Differential TMDS output (3 data + clock) | HDMI 2.0b-compliant outputs with programmable swing, slew, and de-emphasis for cable drive compliance. |
| HPD_SRC / HPD_SNK | Hot-plug detect source/output and sink/input | Fail-safe HPD_SNK accepts 0–6 V; HPD_SRC drives sink detection - ensures robust display enumeration. |
| SDA_SNK/SCL_SNK, SDA_SRC/SCL_SRC | Bidirectional DDC I²C lines (sink/source) | Enables DDC bridge functionality between HDMI source and sink; supports I²C-over-AUX for DP++ compatibility. |
| OE, I2C_EN/PIN, EQ_SEL/A0, PRE_SEL, SLEW_CTL | Configuration control inputs | Supports pin-strapped or I²C-based setup - OE resets device; EQ_SEL selects 7.5/14 dB fixed or adaptive equalization. |
| Vsadj | TMDS output swing bias | External resistor (4.5–7.5 kΩ) sets compliant HDMI output voltage - critical for eye diagram margin and compliance testing. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded CDR + adaptive equalization | Cleans high-frequency random jitter and ISI from DP source signals - essential for stable HDMI 2.0b link establishment over lossy channels. |
| I²C-over-AUX to DDC bridge | Enables HDMI sink communication through DisplayPort AUX channel - required for DP++ dongle implementations without native DDC pins. |
| Programmable transmit termination | Three-level TX_TERM_CTL selects 75–150 Ω (≥3.4 Gbps), 150–300 Ω (2–3.4 Gbps), or auto-select - matches trace/cable impedance to minimize reflections. |
| Fail-safe DDC/HPD interface | SDA_SNK/SCL_SNK tolerate up to 6 V; HPD_SNK accepts wide-range input - prevents latch-up during hot-plug events in consumer equipment. |
| Automatic retimer/redriver mode switching | Self-configures based on input data rate (<1 Gbps → redriver; ≥1 Gbps → retimer) - simplifies firmware and eliminates manual mode selection. |
Applications
| HDMI Dongle | Docking Station |
|---|---|
|
Use Scenario: Converting DisplayPort output from laptop to HDMI input on monitor or projector via compact USB-C or Mini-DP dongle. IC Role / Device Role / Timing Role: Retimer with CDR and equalization - restores signal integrity degraded by cable loss and connector discontinuities. Use Value: Enables reliable 4K/60 Hz transmission over >1.5 m passive cables while maintaining HDMI 2.0b compliance and HDCP handshake stability. |
Use Scenario: Multi-port docking station aggregating DP input and distributing HDMI, USB, and power to peripherals. IC Role / Device Role / Timing Role: TMDS level shifter and retimer - bridges DP++ source to HDMI sink with protocol-aware DDC/AUX translation. Use Value: Supports simultaneous 4K@60Hz HDMI output alongside USB 3.x and PD negotiation - no additional timing controller or FPGA required. |
| Gaming Console Adapter | Industrial Display Interface |
|
Use Scenario: Adapting next-gen gaming console DP output to legacy HDMI displays with strict eye mask and jitter requirements. IC Role / Device Role / Timing Role: Adaptive equalizer + CDR retimer - suppresses deterministic jitter from GPU PHY and recovers clean TMDS clock/data. Use Value: Passes HDMI compliance tests (CEC, EDID, HDCP 2.2) at full 6 Gbps without requiring host-side signal conditioning firmware. |
Use Scenario: Medical or industrial panel PC requiring long-reach HDMI connection to remote display over custom flex PCB. IC Role / Device Role / Timing Role: Programmable redriver/retimer - compensates for 10+ inch FR4 trace loss while supporting fail-safe HPD and DDC monitoring. Use Value: Maintains pixel-perfect video at 1080p/60Hz with 16-bit color depth despite >12 dB channel loss - validated per HDMI 2.0b electrical spec. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort-to-HDMI retiming applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN65DP159RGZR | Identical RGZ package and pinout; rated for –40°C to 85°C industrial temperature range. | Required for systems operating below 0°C (e.g., outdoor kiosks, automotive infotainment). | Select SN65DP159RGZR when extended temperature range is mandatory; otherwise SN75DP159RGZR offers cost-optimized extended commercial qualification. |
| TPD158RSBT | 40-pin WQFN (5 mm × 5 mm); lacks AUX_SRCp/n pins and I²C-over-AUX bridge; redriver-only (no CDR). | Suitable only for short-reach (<1 m), lower-bandwidth (≤3 Gbps) HDMI extension where retiming is unnecessary. | Choose TPD158RSBT only for space-constrained, cost-sensitive redriver applications - not a functional substitute for SN75DP159RGZR's retimer + DP++ bridge capability. |
Compared with SN65DP159RGZR, SN75DP159RGZR trades industrial temperature support for extended commercial qualification and identical feature set; versus TPD158RSBT, it adds CDR, adaptive equalization, and full DP++ AUX-to-DDC bridging - making it the only viable option for certified HDMI 2.0b dongles requiring 6-Gbps retiming and protocol translation.
Availability
SN75DP159RGZR is available at Aetrix Electronics and suitable for HDMI dongles, docking stations, gaming adapters, and industrial display interfaces requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for SN75DP159RGZR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity solutions, with leadership in high-speed interface ICs for video, industrial, and automotive markets.
SN75DP159RGZR belongs to TI's DisplayPort-to-HDMI retimer product line, designed specifically for compact, low-power DP++ dongles and adapters requiring HDMI 2.0b compliance, automatic mode switching, and robust DDC/AUX protocol bridging.
FAQ
What is the primary function of the SN75DP159RGZR in a DP-to-HDMI interface?
The SN75DP159RGZR acts as an AC-coupled TMDS-to-HDMI level shifter retimer with integrated CDR and adaptive equalization. It receives DisplayPort dual-mode (DP++) signals, recovers clock and data, cleans jitter and ISI, and outputs HDMI 2.0b-compliant TMDS signals - enabling reliable 4K/60 Hz video transport in dongles and docking stations. Its core value lies in protocol-aware signal restoration, not simple amplification.
Does the SN75DP159RGZR support both retimer and redriver modes, and how is mode selection handled?
Yes, the SN75DP159RGZR automatically switches between retimer mode (≥1 Gbps) and redriver mode (<1 Gbps) based on detected input data rate - no configuration required. This behavior can be disabled via I²C register programming if fixed-mode operation is preferred. In retimer mode, the embedded CDR fully reconstructs the TMDS clock and data; in redriver mode, it applies gain and equalization without clock recovery.
How does the Vsadj pin on the SN75DP159RGZR affect HDMI output compliance?
The Vsadj pin on the SN75DP159RGZR sets TMDS output voltage swing using an external resistor to ground (recommended 6.4 kΩ, range 4.5–7.5 kΩ). This directly controls differential amplitude to meet HDMI 2.0b eye diagram specifications: too low causes margin failure; too high risks overshoot and EMI. TI specifies that 6.4 kΩ yields optimal vertical/horizontal eye opening while maintaining compliance across process/voltage/temperature corners.
What is the role of the AUX_SRCp/n pins on the SN75DP159RGZR, and are they present in all packages?
The AUX_SRCp/n pins on the SN75DP159RGZR provide bidirectional DisplayPort AUX channel access for I²C-over-AUX bridging to HDMI DDC - essential for DP++ dongles lacking native DDC connections. These pins exist only in the RGZ (48-pin VQFN) package; the RSB (40-pin WQFN) variant omits them. Their presence enables full DP++ standard v1.1 Type-2 compliance without external level shifters or muxes.
Can the SN75DP159RGZR be used in systems requiring operation below 0°C?
No - the SN75DP159RGZR is characterized for an extended commercial temperature range of 0°C to 85°C. For sub-zero operation, TI offers the functionally identical SN65DP159RGZR, which is qualified from –40°C to 85°C. Both share the same RGZ package, pinout, and feature set; only the temperature specification differs. Using SN75DP159RGZR below 0°C violates its qualified operating conditions and may result in undefined behavior or parametric drift.
SN75DP159RGZR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Shifter Retimer
- Applications:
- Video Display
- Standards:
- DVI 1.0, HDMI 1.4a, HDMI 2.0b
- Control Interface:
- I2C
- Voltage - Supply:
- 3.0V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-VQFN (7x7)
SN75DP159RGZR FAQ
1.How can I place an order for SN75DP159RGZR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP159RGZR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP159RGZR reliable?
The price and inventory of SN75DP159RGZR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP159RGZR is usually 5 days.
3.What payment methods are accepted for SN75DP159RGZR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP159RGZR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP159RGZR?
SN75DP159RGZR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP159RGZR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP159RGZR?
For technical support, including SN75DP159RGZR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP159RGZR requirements.
6.How does Aetrix verify that SN75DP159RGZR is sourced from the original manufacturer or authorized distributors?
All SN75DP159RGZR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP159RGZR meets industry standards.
7.What is the process for return or replacement of SN75DP159RGZR?
All SN75DP159RGZR units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP159RGZR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP159RGZR part is unused and in its original packaging.
Return procedure for SN75DP159RGZR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP159RGZR Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
