Texas Instruments SN75DP159RGZT
- Part No.:
- SN75DP159RGZT
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
SN75DP159RGZT.pdf
- Description:
- IC VIDEO RETIMER 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:326
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN75DP159RGZT from Texas Instruments is a 6-Gbps AC-coupled TMDS™ to HDMI™ level shifter retimer IC supporting HDMI 2.0b electrical compliance, DisplayPort dual-mode (DP++) standard v1.1, and automatic redriver/retimer mode selection. It features adaptive + fixed receiver equalization up to 16.5 dB, programmable pre-emphasis and slew rate control, and integrated CDR for jitter cleanup - deployed in HDMI dongles, docking stations, and GPU-to-monitor interface bridges.
For engineers reviewing the SN75DP159RGZT datasheet, SN75DP159RGZT pinout, SN75DP159RGZT application, or SN75DP159RGZT equivalent, this page delivers verified technical context, real-world signal integrity parameters, package-specific pin functions, HDMI 2.0b timing role clarity, and validated alternative options for DP++ to HDMI conversion designs.
Technical Context
The SN75DP159RGZT implements a dual-mode physical layer translator: its AC-coupled differential inputs accept DisplayPort dual-mode (DP++) or TMDS signals, while its outputs drive HDMI 2.0b-compliant TMDS lanes at up to 6 Gbps per lane. It supports both Type-1 and Type-2 I2C-over-AUX bridging and includes an active I2C buffer for DDC link extension.
In retimer mode (>1 Gbps), the device uses embedded clock data recovery (CDR) to suppress high-frequency random jitter; in redriver mode (<1 Gbps), it applies adaptive or fixed equalization (7.5 dB or 14 dB) to compensate for inter-symbol interference from lossy PCB traces or cables. Lane swap and polarity inversion are supported on main input lanes via pin strap or I2C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 6 Gbps per lane - enables Ultra HD 4K×2K@60 Hz with 8-bit color depth |
| Input Compatibility | AC-coupled TMDS or DP++ dual-mode physical layer - supports HDMI 1.4b/2.0b and DVI 1.0 sink interfaces |
| Equalization | Adaptive + programmable fixed EQ up to 16.5 dB - corrects ISI from >15-inch FR4 traces or passive cables |
| Power Consumption | 435 mW typical in 6-Gbps retimer mode; 10 mW in shutdown - meets thermal constraints in compact dongle PCBs |
| Operating Temperature | 0°C to 85°C - qualified for extended commercial applications including all-in-one PCs and industrial monitors |
| Supply Voltages | VCC = 3.3 V ±10%, VDD = 1.1 V ±17% - dual-rail operation enables low-noise analog signaling and digital logic separation |
| HDMI Compliance | Fully compliant with HDMI 2.0b electrical parameters - ensures interoperability with certified source/sink devices |
Pinout & Package
SN75DP159RGZT is housed in a 48-pin, 0.4 mm pitch, 7 mm × 7 mm VQFN package (RGZ) with exposed thermal pad connected to ground. Pin functions are validated per TI SLLSEJ2G datasheet Rev. G (March 2020).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN_D0p / IN_D0n IN_D1p / IN_D1n IN_D2p / IN_D2n IN_CLKp / IN_CLKn |
Differential AC-coupled inputs | Accept DP++ or TMDS source signals; support lane swap and polarity inversion in retimer mode |
| OUT_D0p / OUT_D0n OUT_D1p / OUT_D1n OUT_D2p / OUT_D2n OUT_CLKp / OUT_CLKn |
HDMI 2.0b TMDS differential outputs | Drive HDMI sink with programmable swing (via Vsadj resistor) and slew rate control (SLEW_CTL) |
| HPD_SRC / HPD_SNK | Hot-plug detect interface | HPD_SRC drives sink-side HPD line; HPD_SNK monitors source-side HPD status with failsafe input protection |
| AUX_SRCp / AUX_SRCn | DP AUX channel I/O | Enables Type-2 I2C-over-AUX bridging for DP++ dongle applications - RGZ-only feature |
| SDA_SRC / SCL_SRC SDA_SNK / SCL_SNK |
DDC bidirectional I2C lines | Extend DDC communication between source and sink; include active I2C buffer and failsafe clamping |
| OE | Operation enable/reset | Pull low to enter 10-mW power-down; internal weak pullup enables hardware reset on H→L transition |
| I2C_EN/PIN | Control interface select | High = I2C configuration mode; Low = pin-strapped mode - priority given to straps when low |
| EQ_SEL/A0 PRE_SEL SLEW_CTL TX_TERM_CTL SWAP/POL |
3-level pin-strap configuration | Set equalization (7.5/14 dB or adaptive), de-emphasis (–2 dB or 0 dB), slew rate (5/10 ps), termination (75–150 Ω), and lane swap/polarity |
Key Features
| Feature | Design Value |
|---|---|
| Automatic redriver/retimer mode switching | Self-selects based on input data rate (<1 Gbps = redriver, >1 Gbps = retimer); configurable via I2C to force retimer-only operation |
| Programmable TMDS output amplitude | Adjustable swing via external Vsadj resistor (4.5–7.5 kΩ) - maintains HDMI 2.0b compliance across voltage/temp variation |
| Integrated CDR with jitter cleanup | Reduces random jitter on HDMI output by >30% vs. redriver-only solutions - critical for 4K@60Hz eye opening |
| Type-2 I2C-over-AUX bridge | Translates I2C commands from DP AUX channel to HDMI DDC - enables EDID read/write in DP++ dongles without MCU intervention |
| Failsafe DDC/HPD I/O protection | All SDA/SCL/HPD pins rated for 6 V absolute max - withstands hot-plug transients and ESD events in consumer equipment |
Applications
| HDMI Dongle | GPU-to-Monitor Bridge |
|---|---|
|
Use Scenario: Converts DisplayPort output from laptop GPU to HDMI input on consumer monitor or TV. IC Role / Device Role / Timing Role: Acts as DP++ physical layer translator and HDMI 2.0b retimer - recovers clock, cleans jitter, and translates signaling levels. Use Value: Enables 4K@60Hz video transmission over passive DP-to-HDMI cables where native DP sinks are unavailable. |
Use Scenario: Embedded in docking station PCB to extend GPU DP output to multiple HDMI displays. IC Role / Device Role / Timing Role: Provides signal integrity restoration and protocol-aware lane management for multi-display timing synchronization. Use Value: Eliminates need for external clock buffers or discrete equalizers - reduces BOM count and layout complexity. |
| Industrial Monitor Interface | Gaming System Adapter |
|
Use Scenario: Interfaces industrial GPU module (e.g., NVIDIA Jetson) with ruggedized HDMI display in factory automation. IC Role / Device Role / Timing Role: Serves as robust, temperature-stable (0°C to 85°C) retimer with failsafe HPD/DDC handling for unattended operation. Use Value: Ensures reliable hot-plug detection and EDID negotiation in environments with frequent power cycling or EMI exposure. |
Use Scenario: Used in console-to-HDMI adapter to support HDR and variable refresh rate (VRR) handshaking. IC Role / Device Role / Timing Role: Maintains HDMI 2.0b electrical compliance while enabling dynamic DDC reconfiguration for HDR metadata exchange. Use Value: Preserves low-latency path for gaming video while supporting HDMI Forum-defined HDR10 and VRR signaling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DP++ to HDMI retimer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN65DP159RGZT | Industrial temp range (–40°C to 85°C); identical RGZ package and pinout; same feature set | Required for automotive or outdoor industrial deployments where extended cold operation is mandatory | Select SN65DP159RGZT when operating below 0°C is required; otherwise SN75DP159RGZT suffices for commercial environments |
| PS8408B-VFQFN48 | Single-supply (3.3 V only); no VDD rail; lower max data rate (5.4 Gbps); lacks AUX_SRC pins | Suitable for cost-sensitive HDMI dongles without DP++ AUX channel requirements | Choose PS8408B-VFQFN48 only if DP++ Type-2 I2C-over-AUX bridging is unnecessary and 4K@60Hz margin is acceptable |
Compared with SN65DP159RGZT, the SN75DP159RGZT offers identical functionality at lower cost and reduced thermal derating in commercial environments, while PS8408B-VFQFN48 trades AUX support and full 6-Gbps capability for simpler power architecture and lower unit price.
Availability
SN75DP159RGZT is available at Aetrix Electronics and suitable for HDMI dongles, GPU-to-monitor bridges, industrial display interfaces, and gaming system adapters requiring stable component supply across production lifecycles.
Supply support for SN75DP159RGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in high-reliability interface ICs.
The SN75DP159RGZT belongs to TI's DisplayPort-to-HDMI retimer product line, engineered specifically for seamless DP++ dual-mode conversion in space-constrained, thermally sensitive consumer and industrial video interface applications.
FAQ
What is the primary function of the SN75DP159RGZT in a DP-to-HDMI signal chain?
The SN75DP159RGZT serves as an AC-coupled TMDS-to-HDMI level shifter retimer that converts DisplayPort dual-mode (DP++) source signals into HDMI 2.0b-compliant TMDS outputs. It performs clock data recovery, jitter cleanup, adaptive equalization, and protocol-aware DDC/AUX bridging - enabling reliable 4K@60Hz video transmission where native HDMI sources are unavailable. The SN75DP159RGZT is essential for maintaining signal integrity across lossy cables or long PCB traces.
Does the SN75DP159RGZT support both HDMI 1.4b and HDMI 2.0b standards?
Yes, the SN75DP159RGZT is fully compliant with HDMI 2.0b electrical parameters and backward compatible with HDMI 1.4b. It supports data rates up to 6 Gbps per lane, enabling Ultra HD 4K×2K@60Hz with 8-bit color depth - a requirement of HDMI 2.0b - while maintaining interoperability with legacy HDMI 1.4b sinks. The SN75DP159RGZT automatically detects and configures for appropriate HDMI version based on link training and EDID negotiation.
How does the SN75DP159RGZT handle power management in portable applications?
The SN75DP159RGZT provides three distinct power states: active retimer mode (435 mW typical), active redriver mode (215 mW typical), and shutdown mode (10 mW). Its OE pin enables hardware-controlled power-down, and internal weak pullup allows clean reset sequencing. The dual-rail supply (3.3 V VCC, 1.1 V VDD) isolates analog and digital domains to minimize noise coupling - critical for battery-powered dongles and docking stations where thermal density and standby current matter. The SN75DP159RGZT's low shutdown current extends host system battery life during display sleep states.
Can the SN75DP159RGZT be configured without an I2C controller?
Yes, the SN75DP159RGZT supports full pin-strapped configuration via eight 3-level control pins (EQ_SEL/A0, PRE_SEL, SLEW_CTL, TX_TERM_CTL, SWAP/POL, HDMI_SEL/A1, I2C_EN/PIN, OE). When I2C_EN/PIN is pulled low, all key functions - including equalization mode, de-emphasis level, slew rate, termination impedance, and HDMI/DP mode - are set statically at power-up. This eliminates dependency on firmware or microcontroller initialization, making the SN75DP159RGZT ideal for simple dongles and plug-and-play adapters where I2C infrastructure is absent.
What is the significance of the AUX_SRCp/AUX_SRCn pins on the SN75DP159RGZT?
The AUX_SRCp and AUX_SRCn pins implement Type-2 I2C-over-AUX bridging - a DP++ dual-mode requirement that allows HDMI DDC communication to be tunneled through the DisplayPort AUX channel. This enables EDID reads, HDCP handshakes, and vendor-specific extensions without requiring separate I2C routing on the PCB. These pins are exclusive to the RGZ package (SN75DP159RGZT) and are absent in the WQFN variant. Their presence makes the SN75DP159RGZT suitable for certified DP++ dongles where AUX-based DDC translation is mandatory for compliance.
SN75DP159RGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Shifter Retimer
- Applications:
- Video Display
- Standards:
- DVI 1.0, HDMI 1.4a, HDMI 2.0b
- Control Interface:
- I2C
- Voltage - Supply:
- 3.0V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-VQFN (7x7)
SN75DP159RGZT FAQ
1.How can I place an order for SN75DP159RGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN75DP159RGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN75DP159RGZT reliable?
The price and inventory of SN75DP159RGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN75DP159RGZT is usually 5 days.
3.What payment methods are accepted for SN75DP159RGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN75DP159RGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN75DP159RGZT?
SN75DP159RGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN75DP159RGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN75DP159RGZT?
For technical support, including SN75DP159RGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN75DP159RGZT requirements.
6.How does Aetrix verify that SN75DP159RGZT is sourced from the original manufacturer or authorized distributors?
All SN75DP159RGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN75DP159RGZT meets industry standards.
7.What is the process for return or replacement of SN75DP159RGZT?
All SN75DP159RGZT units undergo pre-shipment inspection (PSI). If there is an issue with SN75DP159RGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN75DP159RGZT part is unused and in its original packaging.
Return procedure for SN75DP159RGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN75DP159RGZT Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
