NXP Semiconductors SPC5604CK0MLH6
- Part No.:
- SPC5604CK0MLH6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
SPC5604CK0MLH6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,676
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5604CK0MLH6 from NXP Semiconductors is a 32-bit automotive microcontroller based on the Power Architecture® e200z0h core, operating up to 64 MHz with 512 KB code flash, 64 KB data flash, and 48 KB SRAM - all featuring ECC protection. It integrates six FlexCAN modules, four LINFlex interfaces, three DSPI controllers, and a 10-bit ADC with 36 channels, targeting body control modules and gateway applications in 12 V automotive systems.
For engineers reviewing the SPC5604CK0MLH6 datasheet, SPC5604CK0MLH6 pinout, SPC5604CK0MLH6 application, or SPC5604CK0MLH6 equivalent, key selection criteria include its LQFP-144 package, FMPLL clock generation, Nexus 2+ debug interface, real-time counter with autonomous wakeup, and compliance with AUTOSAR timing requirements via STM and PIT timers.
Technical Context
The SPC5604CK0MLH6 implements a single-issue e200z0h CPU core with Variable Length Encoding (VLE) for reduced code footprint and operates at up to 64 MHz using its frequency-modulated PLL (FMPLL). Its crossbar switch enables concurrent access to flash, SRAM, and peripherals by multiple bus masters including eMIOS, FlexCAN, and DSPI.
It features a memory protection unit (MPU) with eight region descriptors, an interrupt controller (INTC) supporting 148 vectors, and boot assist via CAN or SCI. The device includes dedicated hardware blocks for AUTOSAR-compliant timing (STM, PIT), safety-critical monitoring (SWT, CMU), and system-level diagnostics (ECSM, WKPU with 18 wakeup sources).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | e200z0h Power Architecture® core with VLE instruction set for 20–30% smaller firmware size vs. pure 32-bit encoding |
| Max Clock Speed | 64 MHz - enables deterministic real-time response for body control tasks with ≤15.6 ns instruction cycle time |
| Flash Memory | 512 KB code flash + 64 KB data flash, both with ECC - supports safe over-the-air updates and EEPROM emulation |
| RAM | 48 KB SRAM with ECC - sufficient for AUTOSAR OS stacks, CAN message buffers, and LIN protocol state machines |
| ADC | 10-bit, 36-channel ADC with CTU synchronization - supports sensor fusion for HVAC, lighting, and seat position sensing |
| Communication | 6 × FlexCAN (ISO 11898-1), 4 × LINFlex, 3 × DSPI, 1 × I²C - meets multi-bus vehicle network architecture requirements |
| Timers | 6 × PIT (32-bit), 1 × STM, eMIOS-lite with 56× 16-bit channels - provides precise PWM, input capture, and AUTOSAR timing services |
| Debug Interface | Nexus 2+ compliant per IEEE-ISTO 5001-2003 - enables real-time trace, non-intrusive breakpoints, and production calibration support |
Pinout & Package
SPC5604CK0MLH6 is housed in a 144-pin LQFP package (20 × 20 × 1.4 mm) with exposed thermal pad. Pin assignments follow the MPC5604B/C family pinout for 144 LQFP, including dedicated supply domains (VDD_HV/VSS_HV, VDD_LV/VSS_LV, VDD_BV), analog ADC supplies (VDD_HV_ADC/VSS_HV_ADC), and oscillator inputs (XTAL/EXTAL).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET | Active-low reset input | Asynchronous reset with Schmitt-trigger and noise filter; weak pull-up only after PHASE2 completion |
| XTAL / EXTAL | Crystal oscillator inputs | Supports 4–16 MHz external crystal; tristate during reset; bypass mode enabled when XTAL grounded |
| VDD_HV / VSS_HV | Digital power/ground | Three pairs required; decoupling capacitors mandatory per datasheet layout guidelines to suppress switching noise |
| VDD_LV / VSS_LV | 1.2 V regulator supply/ground | Three dedicated pairs for internal voltage regulator stabilization; each pair requires local 100 nF decoupling |
| VDD_HV_ADC / VSS_HV_ADC | ADC reference supply/ground | Separate analog domain; must be isolated from digital ground to maintain 10-bit ADC accuracy (±1 LSB INL) |
| PA[0]–PA[15], PB[0]–PB[15], etc. | Configurable GPIO | 123 total pins with multiplexed functions (e.g., PA[7] = LIN3TX, PB[11] = CAN0RX); pad types (S/M/F) configurable via PCR registers |
Key Features
| Feature | Design Value |
|---|---|
| VLE-enabled e200z0h core | Reduces firmware memory footprint by ~25%, lowering flash cost and enabling faster boot from internal flash |
| ECC-protected memories | Full error detection and correction on 512 KB code flash, 64 KB data flash, and 48 KB SRAM - satisfies ASIL-B functional safety requirements |
| 6 × FlexCAN modules | Each with configurable message buffers and FIFOs - supports simultaneous CAN FD-ready networks (CAN 2.0B) for body domain gateways |
| Real-time counter (RTC) | Autonomous wakeup from stop mode with 1 ms resolution and 2 s max timeout - enables low-power periodic sensor polling without CPU wake |
| Crossbar switch architecture | Enables concurrent DMA transfers (eDMA), peripheral access, and CPU execution - eliminates bus contention in high-throughput CAN/LIN systems |
| Nexus 2+ debug interface | Provides real-time trace, data watchpoints, and calibrated timing - essential for ISO 26262 tool qualification and production diagnostics |
Applications
| Body Control Module (BCM) | Door Module Controller |
|---|---|
Use Scenario: Centralized management of lighting, wipers, locks, and windows in modern vehicles. IC Role / Device Role / Timing Role: Main application processor executing AUTOSAR BSW and complex device drivers; STM and PIT provide precise PWM for LED dimming and motor control. Use Value: 512 KB flash stores full diagnostic stack (UDS, OBD-II), while 6 FlexCAN ports enable direct connection to lighting, seat, and climate sub-nodes without external bridge ICs. | Use Scenario: Local intelligence for power windows, mirror adjustment, and anti-pinch detection. IC Role / Device Role / Timing Role: Real-time controller with eMIOS-lite generating synchronized PWM and input capture for motor commutation and Hall sensor decoding. Use Value: 36-channel 10-bit ADC monitors current sense, temperature, and position sensors; CTU synchronizes ADC sampling to eMIOS events for jitter-free motor control. |
| Vehicle Gateway | Roof Module Controller |
Use Scenario: Protocol translation between high-speed CAN FD backbone and low-speed LIN clusters (e.g., sunroof, seats, HVAC). IC Role / Device Role / Timing Role: Bridge processor running gateway middleware; LINFlex modules handle LIN scheduling, while FlexCAN manages CAN message filtering and routing. Use Value: Four LINFlex interfaces support up to 16 LIN slaves; boot assist module (BAM) enables secure firmware update via CAN without external programmer. | Use Scenario: Integrated control of panoramic roof, ambient lighting, and rain sensor activation. IC Role / Device Role / Timing Role: Sensor fusion hub aggregating analog (rain, light), digital (switches), and serial (LIN) inputs; RTC triggers periodic self-test sequences. Use Value: Dedicated VDD_HV_ADC/VSS_HV_ADC domain ensures stable 10-bit ADC performance across temperature; WKPU supports 18 wakeup sources for event-driven operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5604BK0MLH6 | Same package and pinout; differs only in mask set revision (K0 vs K0) and minor errata coverage - functionally identical | No difference in supported peripherals, clocking, or memory map; validated for same AEC-Q100 Grade 2 temperature range | Select when legacy design reuse or known qualification history is prioritized over latest mask revision |
| SPC5605CK0MLH6 | Successor with enhanced e200z0h core, 64 KB additional SRAM, and extended CAN FD support - not pin-compatible | Requires PCB redesign due to 176-pin LQFP package; targets next-gen gateways needing higher CAN throughput and larger RTOS footprint | Choose for new designs requiring CAN FD physical layer support and >64 KB RAM for advanced diagnostics or OTA stacks |
Compared with MPC5604BK0MLH6, SPC5604CK0MLH6 offers identical functionality with updated mask revision and qualification; versus SPC5605CK0MLH6, it trades CAN FD readiness and extra RAM for proven LQFP-144 compatibility and lower BOM cost in established body electronics platforms.
Availability
SPC5604CK0MLH6 is available at Aetrix Electronics and suitable for automotive body control modules, door module controllers, vehicle gateways, and roof module controllers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for SPC5604CK0MLH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in automotive MCUs and radar technology.
The SPC5604CK0MLH6 belongs to the SPC5604B/C family - designed specifically for cost-optimized, ASIL-B-capable body electronics and gateway applications in 12 V vehicle architectures.
FAQ
What is the maximum operating frequency of the SPC5604CK0MLH6?
The SPC5604CK0MLH6 operates at a maximum CPU frequency of 64 MHz, achieved via its integrated frequency-modulated phase-locked loop (FMPLL). This speed is specified under recommended operating conditions (ambient temperature up to 125 °C) and enables deterministic real-time execution for AUTOSAR-compliant body control applications. The FMPLL also supports spread-spectrum modulation to reduce electromagnetic interference in sensitive automotive environments.
Does the SPC5604CK0MLH6 support CAN FD?
No, the SPC5604CK0MLH6 does not support CAN FD. It integrates six FlexCAN modules compliant with ISO 11898-1 (Classical CAN 2.0B), supporting bit rates up to 1 Mbps. CAN FD capability was introduced in later-generation devices such as the SPC5605CK0MLH6. For SPC5604CK0MLH6, CAN message filtering, FIFO buffering, and mailbox-based transmission remain fully supported for legacy and mixed-network automotive architectures.
What debug interface does the SPC5604CK0MLH6 provide?
The SPC5604CK0MLH6 provides a Nexus 2+ development interface compliant with IEEE-ISTO 5001-2003 Class Two Plus standard. This interface supports real-time trace, non-intrusive breakpoints, data watchpoints, and calibrated timing - essential for ISO 26262 tool qualification and production calibration. It replaces JTAG as the primary debug path and is accessible via dedicated MDO/MCKO/EVTO pins in the 144 LQFP package.
How many ADC channels does the SPC5604CK0MLH6 have, and what is their resolution?
The SPC5604CK0MLH6 includes a 10-bit analog-to-digital converter with 36 input channels. This ADC supports programmable sample-and-hold timing, configurable conversion sequences, and cross-triggering with eMIOS or PIT timers via the CTU block. Its separate VDD_HV_ADC/VSS_HV_ADC supply domain ensures ±1 LSB integral nonlinearity (INL) performance across the full automotive temperature range (−40 °C to 125 °C).
Is the SPC5604CK0MLH6 pin-compatible with other MPC5604x variants?
Yes, the SPC5604CK0MLH6 is pin-compatible with all MPC5604B/C family members in the same 144 LQFP package, including MPC5604BK0MLH6 and MPC5604CK0MLQ. Pin assignments, supply domains, and peripheral multiplexing are identical across these variants. Differences lie solely in mask revision, flash content, and minor errata fixes - no PCB redesign is required when migrating between them.
SPC5604CK0MLH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- MPC56xx Qorivva
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z0h
- Core Size:
- 32-Bit Single-Core
- Speed:
- 64MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 45
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5604CK0MLH6 FAQ
1.How can I place an order for SPC5604CK0MLH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5604CK0MLH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5604CK0MLH6 reliable?
The price and inventory of SPC5604CK0MLH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5604CK0MLH6 is usually 5 days.
3.What payment methods are accepted for SPC5604CK0MLH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5604CK0MLH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5604CK0MLH6?
SPC5604CK0MLH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5604CK0MLH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5604CK0MLH6?
For technical support, including SPC5604CK0MLH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5604CK0MLH6 requirements.
6.How does Aetrix verify that SPC5604CK0MLH6 is sourced from the original manufacturer or authorized distributors?
All SPC5604CK0MLH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5604CK0MLH6 meets industry standards.
7.What is the process for return or replacement of SPC5604CK0MLH6?
All SPC5604CK0MLH6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5604CK0MLH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5604CK0MLH6 part is unused and in its original packaging.
Return procedure for SPC5604CK0MLH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5604CK0MLH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

