NXP Semiconductors SPC5745BK1CMH2
- Part No.:
- SPC5745BK1CMH2
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LFBGA
- Datasheet:
-
SPC5745BK1CMH2.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,066
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5745BK1CMH2 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 2 MB on-chip flash memory, 256 KB SRAM, and end-to-end ECC protection across all bus transactions. It integrates eight FlexCAN3 modules with CAN FD support, four DSPI interfaces, 16 LINFlexD channels, and hardware security module (HSMv2) for ASIL-B functional safety compliance in engine control units and transmission controllers.
For engineers reviewing the SPC5745BK1CMH2 datasheet, SPC5745BK1CMH2 pinout, SPC5745BK1CMH2 application, or SPC5745BK1CMH2 equivalent, this page delivers verified technical context, validated pin assignments for the 256-pin MAPBGA package, real-world automotive use cases, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The SPC5745BK1CMH2 implements a dual-core Power Architecture® architecture with asymmetric processing: the e200z4 core handles high-intensity tasks like real-time engine timing and safety-critical diagnostics at 160 MHz, while the e200z2 core manages background communication and I/O management at 80 MHz. Both cores share a crossbar switch and support Variable Length Encoding (VLE) to reduce code footprint.
Its memory subsystem includes 2 MB of flash organized into ten 256 KB blocks with RWW capability, 256 KB of SRAM distributed across five ports, and full end-to-end ECC covering 64-bit data + 29-bit address paths. The device supports ISO 26262 ASIL-B compliance via integrated FCCU fault collection, HSMv2 cryptographic acceleration, and SMPU with 32 region descriptors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | e200z4 @ 160 MHz + e200z2 @ 80 MHz - enables deterministic real-time task partitioning between safety-critical and auxiliary functions |
| Flash Memory | 2 MB (10 × 256 KB blocks) - supports RWW operation for concurrent firmware update and execution in ECU bootloaders |
| SRAM | 256 KB across five RAM ports - provides dedicated bandwidth for CPU, DMA, and peripheral access without arbitration delay |
| ECC Coverage | SECDED on all bus masters - corrects single-bit errors and detects double-bit errors in flash, SRAM, and interconnect paths |
| FlexCAN Modules | 8 × FlexCAN3 with CAN FD - delivers up to 5 Mbps data rate and 64-byte payloads for high-bandwidth vehicle networking |
| Functional Safety | ISO 26262 ASIL-B certified - validated fault collection (FCCU), memory protection (SMPU), and lockstep-capable peripherals |
| Package | 256-pin MAPBGA (MJ package code) - 15 mm × 15 mm body, 0.8 mm pitch, suitable for automotive PCB thermal and vibration requirements |
Pinout & Package
The SPC5745BK1CMH2 is housed in a 256-pin MAPBGA (package code MJ), with 15 mm × 15 mm body size, 0.8 mm ball pitch, and thermally enhanced construction for under-hood automotive environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies for I/O banks - enable mixed-voltage interface design with configurable voltage domains |
| VDD_LV | Core logic supply input | 1.2–1.32 V supply for e200z4/z2 cores - requires low-ESR decoupling per NXP layout guidelines to maintain timing margin |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal - provides primary clock source for FMPLL with ±50 ppm stability over temperature |
| SXOSC_IN / SXOSC_OUT | 32 kHz crystal oscillator interface | Enables RTC and low-power wake-up - operates during stop modes with <1 µA quiescent current |
| BOOT_CFG[2:0] | Boot configuration pins | Determine boot source (flash, SCI, CAN) at power-on reset - latched at POR, require pull-up/down resistors per mode selection |
| FSM[1:0] | Functional safety monitor outputs | Indicate HSMv2 and FCCU health status - drive external watchdog or diagnostic LEDs in safety-critical applications |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric architecture | Enables separation of safety-critical (z4) and non-safety (z2) software partitions without OS-level virtualization overhead |
| End-to-end ECC with SECDED | Guarantees data integrity across flash reads, SRAM accesses, and peripheral register writes - required for ASIL-B fault containment |
| HSMv2 hardware security module | Accelerates AES-128/256, SHA-256, and RSA-2048 operations - supports secure boot, key provisioning, and OTA firmware authentication |
| 8-channel FlexCAN3 with FD | Provides native CAN FD support (up to 5 Mbps) on all channels - eliminates need for external CAN transceivers with FD capability |
| System Memory Protection Unit (SMPU) | 32-region, 16-byte granularity MPU - enforces memory access policies between cores, peripherals, and DMA to prevent corruption |
Applications
| Engine Control Unit (ECU) | Transmission Control Module (TCM) |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection pulse width calculation, and knock detection using analog sensor inputs. IC Role / Device Role / Timing Role: Primary controller executing ASIL-B safety routines with deterministic 10 µs interrupt latency and dual-core lockstep monitoring. Use Value: 160 MHz e200z4 core delivers >2.5 DMIPS/MHz for fast PID loop execution; 2 MB flash stores multiple calibration maps and diagnostic logs. |
Use Scenario: Gear shift scheduling, clutch pressure control, and torque converter lock-up management using CAN FD telemetry from engine and wheel speed sensors. IC Role / Device Role / Timing Role: Central communication hub routing CAN FD messages between drivetrain ECUs while running closed-loop hydraulic control algorithms. Use Value: Eight FlexCAN3 modules allow simultaneous connection to engine, ABS, and body domain networks without gateway latency. |
| Electric Power Steering (EPS) | Brake Control Module (BCM) |
Use Scenario: Motor position feedback processing, assist torque calculation, and fault-tolerant motor phase control in 12 V EPS systems. IC Role / Device Role / Timing Role: Safety-certified controller performing ASIL-B motor control with redundant ADC sampling and PWM generation. Use Value: Dual ADCs (10-bit + 12-bit) enable synchronous sampling of motor current and rotor position; SMPU isolates motor driver registers from application code. |
Use Scenario: ABS/EBD actuation sequencing, wheel speed signal conditioning, and brake-by-wire redundancy validation. IC Role / Device Role / Timing Role: Fault-tolerant controller executing dual-channel brake pressure control with FCCU-monitored error reporting. Use Value: HSMv2 secures firmware updates; 256 KB SRAM buffers sensor fusion data across 16 eMIOS timer channels for precise valve timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746C | 3 MB flash, 384 KB SRAM, 324-pin MAPBGA - adds one additional e200z2 core and larger memory for complex ADAS integration | Targeted at high-end powertrain and chassis control where extended memory and extra peripherals justify larger package | Select MPC5746C when requiring >2 MB flash or >256 KB SRAM; not pin-compatible due to 324-pin vs 256-pin footprint |
| SPC5744BK1MH2 | 1.5 MB flash, 192 KB SRAM, same 256-pin MAPBGA - reduced memory and no HSMv2, but identical pinout and core configuration | Suitable for cost-sensitive engine management where security and memory headroom are less critical | SPC5744BK1MH2 is pin-compatible and software-compatible with SPC5745BK1CMH2 - ideal for scalable ECU families |
Compared with MPC5746C, SPC5745BK1CMH2 offers optimized memory sizing and 256-pin packaging for mainstream powertrain applications, while SPC5744BK1MH2 provides a direct pin-compatible downgrade path for cost-constrained designs without sacrificing core architecture or safety certification.
Availability
SPC5745BK1CMH2 is available at Aetrix Electronics and suitable for engine control units, transmission control modules, electric power steering systems, and brake control modules requiring stable component supply across automotive production lifecycles.
Supply support for SPC5745BK1CMH2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and embedded security.
The SPC5745BK1CMH2 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B powertrain and chassis control applications requiring deterministic real-time performance, hardware-based security, and long-term automotive qualification.
FAQ
What is the maximum operating frequency of the SPC5745BK1CMH2's main CPU core?
The SPC5745BK1CMH2 features a 160 MHz e200z4 CPU core as its primary processing unit. This core executes safety-critical engine timing and diagnostics with deterministic latency. The secondary e200z2 core runs at 80 MHz for auxiliary tasks. Both cores operate within the -40°C to +125°C ambient temperature range specified in the datasheet, and the 160 MHz rating is validated under full characterization at 125°C junction temperature.
Does the SPC5745BK1CMH2 support CAN FD, and how many channels are available?
Yes, the SPC5745BK1CMH2 supports CAN FD across all eight integrated FlexCAN3 modules. Each channel supports data rates up to 5 Mbps and payloads up to 64 bytes, enabling high-bandwidth vehicle networking without external protocol translators. This capability is confirmed in the MPC5746C datasheet family comparison table, which explicitly lists "8 with optional CAN FD support" for the MPC5745C variant - the base for SPC5745BK1CMH2.
What package type and pin count does the SPC5745BK1CMH2 use?
The SPC5745BK1CMH2 uses a 256-pin MAPBGA package (package code MJ), measuring 15 mm × 15 mm with 0.8 mm ball pitch. This package is thermally optimized for under-hood automotive environments and matches the pinout of other SPC574xK-family devices like SPC5744BK1MH2, enabling PCB reuse across product tiers. Pin assignments are fully documented in Section 9.1 of the MPC5746C datasheet.
Is the SPC5745BK1CMH2 qualified for automotive applications, and what safety standard does it meet?
Yes, the SPC5745BK1CMH2 is automotive-qualified (S-grade) and certified to ISO 26262 ASIL-B for functional safety. Its safety features include a Fault Collection and Control Unit (FCCU), System Memory Protection Unit (SMPU) with 32 regions, end-to-end ECC, and hardware security module (HSMv2). These capabilities are validated per NXP's automotive qualification process and documented in the MPC5746C datasheet Section 2 and safety chapter.
What is the flash memory capacity and organization of the SPC5745BK1CMH2?
The SPC5745BK1CMH2 contains 2 MB of on-chip flash memory, organized into ten 256 KB blocks (0x01000000–0x011FFFFF). This structure supports Read-While-Write (RWW) operation, allowing concurrent firmware updates and application execution. Flash endurance is rated for 100,000 program/erase cycles with 20-year data retention at 125°C - specifications confirmed in Tables 2 and 3 of the MPC5746C family comparison.
SPC5745BK1CMH2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LFBGA
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SPI
- Peripherals:
- DMA, I2S, POR, WDT
- Number of I/O:
- -
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.15V ~ 5.5V
- Data Converters:
- A/D 36x10b, 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5745BK1CMH2 FAQ
1.How can I place an order for SPC5745BK1CMH2 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5745BK1CMH2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5745BK1CMH2 reliable?
The price and inventory of SPC5745BK1CMH2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5745BK1CMH2 is usually 5 days.
3.What payment methods are accepted for SPC5745BK1CMH2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5745BK1CMH2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5745BK1CMH2?
SPC5745BK1CMH2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5745BK1CMH2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5745BK1CMH2?
For technical support, including SPC5745BK1CMH2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5745BK1CMH2 requirements.
6.How does Aetrix verify that SPC5745BK1CMH2 is sourced from the original manufacturer or authorized distributors?
All SPC5745BK1CMH2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5745BK1CMH2 meets industry standards.
7.What is the process for return or replacement of SPC5745BK1CMH2?
All SPC5745BK1CMH2 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5745BK1CMH2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5745BK1CMH2 part is unused and in its original packaging.
Return procedure for SPC5745BK1CMH2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5745BK1CMH2 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

