My Inquiry
My Account
NXP Semiconductors SPC5746BFK1AVMH6
- Part No.:
- SPC5746BFK1AVMH6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LFBGA
- Datasheet:
-
SPC5746BFK1AVMH6.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 100MAPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,044
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746BFK1AVMH6 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash memory, 384 KB SRAM with end-to-end ECC, and integrated FlexCAN FD (8 channels), Ethernet (10/100 with AVB/1588), and dual-channel FlexRay - designed for ASIL-B safety-critical powertrain and chassis control units.
For engineers reviewing the SPC5746BFK1AVMH6 datasheet, SPC5746BFK1AVMH6 pinout, SPC5746BFK1AVMH6 application, or SPC5746BFK1AVMH6 equivalent, this page delivers verified technical context, validated pin assignments for the 256-pin MAPBGA package, functional safety architecture details, and confirmed alternative parts for automotive ECU design and migration paths.
Technical Context
The SPC5746BFK1AVMH6 implements a tightly coupled dual-core Power Architecture® system with hardware-enforced memory protection via SMPU (32 regions, 16-byte granularity) and crossbar-switched concurrent access to flash, RAM, and peripherals. Its clock subsystem integrates FMPLL, multiple oscillators (FXOSC 8–40 MHz, SXOSC 32 kHz, FIRC 16 MHz, SIRC 128 kHz), and RTC with CMU monitoring.
Functional safety is embedded at silicon level: ISO 26262 ASIL-B compliance is supported by HSMv2 security module, FCCU fault collection, dual SWTs, and full end-to-end ECC across all bus masters (64-bit data + 29-bit address SECDED). Analog subsystem includes two ADCs (10-bit and 12-bit), three comparators, and CTU synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 160 MHz e200z4 + 80 MHz e200z2 with VLE encoding and single-precision FPU on z4 |
| Memory | 3 MB on-chip flash (ECC-protected), 384 KB SRAM across three ports, all with end-to-end ECC |
| Communication | 8 × FlexCAN FD, 4 × DSPI, 4 × SPI, 16 × LINFlexD, 4 × I²C, 1 × ENET (10/100 + AVB/1588), 2 × FlexRay |
| Analog Peripherals | Two ADCs (10-bit with 36 ch, 12-bit with 16 ch), three analog comparators, CTU for synchronized sampling |
| Safety & Security | ISO 26262 ASIL-B certified; HSMv2, PASS lifecycle management, FCCU fault reporting, SMPU with 32 regions |
| Package & Temp | 256-pin MAPBGA (MJ), -40°C to +125°C ambient operating range, automotive qualification (S grade) |
| Power Supply | Core: 1.2–1.32 V (VDD_LV); I/O: 3.3 V or 5 V (VDD_HV_A/B/C); Flash supply internally regulated at 3.3 V in 5 V mode |
Pinout & Package
SPC5746BFK1AVMH6 is housed in a 256-pin MAPBGA (package code MJ), 15 mm × 15 mm, 0.8 mm pitch, RoHS-compliant, with thermal pad. Pin assignments follow NXP's standardized MPC5746C family layout for MJ package, including dedicated VDD/VSS banks per I/O domain, differential clock inputs (FXOSC/SXOSC), JTAG/cJTAG debug interface, and dedicated FlexRay/FlexCAN/ENET signal groups.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply domains | Independent 3.3 V or 5 V supplies enabling mixed-voltage I/O interfacing (e.g., 5 V CAN transceivers + 3.3 V SPI sensors) |
| VDD_LV | Core logic supply | 1.2–1.32 V input for e200z4/z2 cores and internal logic; requires low-ESR decoupling per datasheet Table 9 |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; critical for FMPLL reference and system timing stability in engine control |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock oscillator | Enables low-power RTC operation during sleep modes; used for wake-up timing and time-stamped diagnostics |
| TMS / TCK / TDI / TDO / TRST_B | JTAG/cJTAG debug interface | IEEE 1149.1/1149.7 compliant; supports Nexus Class 3+ trace for both cores in development (324 BGA only - MJ uses standard JTAG) |
| ETH_MDIO / ETH_MDC / ETH_TXD[0:3] / ETH_RXD[0:3] | Ethernet physical layer interface | RMII/MII-capable; enables AVB streaming and IEEE 1588 timestamping for vehicle network synchronization |
| CAN0_TX / CAN0_RX … CAN7_TX / CAN7_RX | FlexCAN FD channel I/O | Eight fully independent CAN FD transceiver interfaces supporting 5 Mbps data phase; pin-mapped per channel for routing flexibility |
| FRAY_A_TX / FRAY_A_RX / FRAY_B_TX / FRAY_B_RX | FlexRay channel A/B differential pairs | Dual-channel FlexRay 2.1 controller with 10 Mbit/s capability; supports deterministic time-triggered communication for brake-by-wire |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core lockstep-ready architecture | e200z4 and e200z2 cores support independent execution or coordinated safety monitoring; INTC routes interrupts to either core |
| End-to-end ECC protection | SECDED applied to all bus transactions (64-bit data + 29-bit address), covering flash, SRAM, and peripheral registers for ASIL-B compliance |
| Configurable I/O domains | Per-domain voltage control (VDD_HV_A/B/C) allows simultaneous interfacing with 3.3 V sensors, 5 V actuators, and CAN transceivers without level shifters |
| Hardware Security Module v2 (HSMv2) | Accelerates AES-128/256, SHA-256, RSA-2048; supports secure boot, key provisioning, and life-cycle management via PASS |
| Crossbar switch interconnect | Enables concurrent DMA transfers, CPU fetches, and peripheral accesses without arbitration bottlenecks - critical for real-time ECU throughput |
Applications
| Engine Control Unit (ECU) | Brake-by-Wire System |
|---|---|
|
Use Scenario: Real-time combustion timing, fuel injection, and knock detection in gasoline/diesel engines under wide temperature and EMI conditions. IC Role / Device Role / Timing Role: Primary controller executing ASIL-B safety-critical algorithms with dual-core redundancy and ECC-protected memory. Use Value: 160 MHz e200z4 core delivers deterministic sub-1 µs interrupt latency; 8 FlexCAN FD channels enable high-bandwidth sensor/actuator communication. |
Use Scenario: Deterministic actuation of electro-hydraulic brake valves with <100 µs jitter tolerance and fail-operational behavior. IC Role / Device Role / Timing Role: Safety-critical node using FlexRay for time-triggered communication and dual SWTs for watchdog supervision. Use Value: Dual-channel FlexRay 2.1 (10 Mbit/s) provides guaranteed latency; FCCU collects and reports hardware faults to central safety manager. |
| Advanced Driver Assistance Systems (ADAS) Domain Controller | Electric Power Steering (EPS) ECU |
|
Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic inputs while coordinating with vehicle dynamics modules. IC Role / Device Role / Timing Role: High-throughput communication hub with ENET (10/100 + AVB/1588) for time-synchronized data streaming. Use Value: IEEE 1588 timestamping enables µs-level sensor alignment; multi-queue ENET handles prioritized traffic for safety-critical vs. diagnostic streams. |
Use Scenario: Torque assist control with torque feedback, motor position sensing, and fail-safe torque reduction on loss of communication. IC Role / Device Role / Timing Role: Real-time motor control unit leveraging eMIOS (64 channels) for PWM generation and ADC synchronization. Use Value: CTU synchronizes 12-bit ADC conversions with eMIOS timer events, achieving <50 ns phase alignment for precise current sensing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746CFK1AVMH6 | Same die, but with HSMv2 enabled and 512 KB RAM option (vs. 384 KB in SPC5746BFK1AVMH6); identical pinout and package | Required where secure boot, cryptographic acceleration, or extended RAM for OTA update staging is mandatory | Select MPC5746CFK1AVMH6 when HSMv2 features or >384 KB RAM are needed; otherwise SPC5746BFK1AVMH6 offers optimal cost/performance for base ASIL-B ECU designs |
| SPC5744BK0MVR | Single-core (160 MHz e200z4 only), 1.5 MB flash, 192 KB SRAM, no FlexRay, 6 FlexCAN FD channels, 176 LQFP-EP package | Suitable for less complex body control or gateway modules where dual-core processing and FlexRay are unnecessary | Choose SPC5744BK0MVR for cost-sensitive, lower-complexity automotive applications without FlexRay or dual-core safety partitioning requirements |
Compared with SPC5746BFK1AVMH6, MPC5746CFK1AVMH6 adds HSMv2 and optional RAM at no pinout change, while SPC5744BK0MVR reduces integration and package size for non-safety-critical roles - enabling tiered platform scaling across ECU classes.
Availability
SPC5746BFK1AVMH6 is available at Aetrix Electronics and suitable for engine control units, brake-by-wire systems, ADAS domain controllers, and electric power steering ECUs requiring stable component supply across long automotive production lifecycles.
Supply support for SPC5746BFK1AVMH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and automotive-grade microcontrollers.
The SPC5746BFK1AVMH6 belongs to NXP's SPC574x automotive MCU family, engineered specifically for ASIL-B powertrain and chassis control applications demanding dual-core processing, FlexRay/Ethernet connectivity, and hardware-based safety mechanisms.
FAQ
What is the core architecture of the SPC5746BFK1AVMH6?
The SPC5746BFK1AVMH6 integrates two Power Architecture® cores: a 160 MHz e200z4 dual-issue CPU with single-precision FPU and VLE encoding, and an 80 MHz e200z2 single-issue CPU - both supporting Nexus Class 3+ debug and operating under ISO 26262 ASIL-B constraints. This dual-core configuration enables safety partitioning and real-time task distribution in automotive ECUs.
Does the SPC5746BFK1AVMH6 support CAN FD, and how many channels are available?
Yes, the SPC5746BFK1AVMH6 supports CAN FD on all eight FlexCAN modules (FlexCAN0–FlexCAN7), each capable of up to 5 Mbps data phase rates. The device implements full CAN FD protocol handling in hardware, including flexible data-length and CRC enhancements, with dedicated TX/RX pins per channel mapped in the 256-pin MAPBGA package.
What package type and pin count does the SPC5746BFK1AVMH6 use?
The SPC5746BFK1AVMH6 uses a 256-pin MAPBGA package (code MJ), measuring 15 mm × 15 mm with 0.8 mm pitch and an exposed thermal pad. This package is explicitly listed in NXP's MPC5746C datasheet Rev. 6 for the "M" temperature grade (-40°C to +125°C) and supports full peripheral mapping including FlexRay, ENET, and eight FlexCAN FD channels.
How does the SPC5746BFK1AVMH6 meet ISO 26262 ASIL-B requirements?
The SPC5746BFK1AVMH6 achieves ISO 26262 ASIL-B compliance through hardware-enforced safety mechanisms: end-to-end ECC on all memory and buses, SMPU with 32 protected regions, dual SWTs, FCCU fault reporting, HSMv2 for secure boot, and lockstep-capable dual-core architecture. These features are silicon-verified and documented in NXP's safety manual for the MPC5746C family.
What is the maximum flash memory size and ECC coverage on the SPC5746BFK1AVMH6?
The SPC5746BFK1AVMH6 includes 3 MB of on-chip flash memory, fully protected by end-to-end SECDED ECC covering both 64-bit data and 29-bit address fields for every bus transaction. This ECC implementation extends across flash array, cache, and flash controller interfaces - ensuring bit-error resilience required for ASIL-B automotive software storage.
SPC5746BFK1AVMH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LFBGA
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SPI
- Peripherals:
- DMA, I2S, POR, WDT
- Number of I/O:
- -
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.15V ~ 5.5V
- Data Converters:
- A/D 36x10b, 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746BFK1AVMH6 FAQ
1.How can I place an order for SPC5746BFK1AVMH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746BFK1AVMH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746BFK1AVMH6 reliable?
The price and inventory of SPC5746BFK1AVMH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746BFK1AVMH6 is usually 5 days.
3.What payment methods are accepted for SPC5746BFK1AVMH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746BFK1AVMH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746BFK1AVMH6?
SPC5746BFK1AVMH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746BFK1AVMH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746BFK1AVMH6?
For technical support, including SPC5746BFK1AVMH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746BFK1AVMH6 requirements.
6.How does Aetrix verify that SPC5746BFK1AVMH6 is sourced from the original manufacturer or authorized distributors?
All SPC5746BFK1AVMH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746BFK1AVMH6 meets industry standards.
7.What is the process for return or replacement of SPC5746BFK1AVMH6?
All SPC5746BFK1AVMH6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746BFK1AVMH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746BFK1AVMH6 part is unused and in its original packaging.
Return procedure for SPC5746BFK1AVMH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746BFK1AVMH6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
