My Inquiry
My Account
NXP Semiconductors SPC5746BHK1AMKU6
- Part No.:
- SPC5746BHK1AMKU6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5746BHK1AMKU6.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,591
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746BHK1AMKU6 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated FlexCAN FD (8 channels), Ethernet (10/100 with AVB/1588), and dual-channel FlexRay - designed for ASIL-B safety-critical powertrain and chassis control units.
For engineers reviewing the SPC5746BHK1AMKU6 datasheet, SPC5746BHK1AMKU6 pinout, SPC5746BHK1AMKU6 application, or SPC5746BHK1AMKU6 equivalent, this page delivers verified technical context, validated pin mapping for the 176 LQFP-EP package, real-world functional safety implementation notes, and confirmed alternative parts with documented interface and memory differences.
Technical Context
The SPC5746BHK1AMKU6 implements a tightly coupled dual-core architecture where the e200z4 core handles high-integrity real-time tasks (e.g., torque calculation) while the e200z2 manages communication stacks and diagnostics. Both cores share a crossbar switch enabling concurrent access to 3 MB flash, 384 KB SRAM, and peripherals including eight FlexCAN FD controllers and one ENET complex supporting IEEE 1588 timestamping and AVB traffic shaping.
Its safety architecture includes ISO 26262 ASIL-B-certified features: System Memory Protection Unit (SMPU) with 32 region descriptors, Hardware Security Module v2 (HSMv2), Fault Collection and Control Unit (FCCU), and full end-to-end ECC across all bus masters, flash, and SRAM - covering 64-bit data + 29-bit address with SECDED correction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | e200z4 @ 160 MHz + e200z2 @ 80 MHz; dual-issue vs single-issue execution enables deterministic task partitioning in safety-critical firmware. |
| Flash Memory | 3 MB on-chip flash with triple-port controller and 3 page buffers; supports RWW (Read-While-Write) for seamless firmware updates without halting operation. |
| SRAM | 384 KB distributed across 5 RAM ports with ECC protection; enables independent DMA, CPU, and peripheral access without arbitration stalls. |
| FlexCAN FD | 8 channels with CAN FD support up to 5 Mbps; each channel configurable as CAN 2.0B or FD mode with programmable bit timing and payload size up to 64 bytes. |
| Ethernet Interface | 10/100 Mbit/s ENET complex with MII/RMII, IEEE 1588 hardware timestamping, Audio Video Bridging (AVB), and multi-queue support for time-sensitive networking. |
| Safety Certification | ISO 26262 ASIL-B compliant at system level; includes SMPU, FCCU, HSMv2, and boot ROM with BAF for secure flash programming via SCI. |
| Package | 176-pin LQFP-EP (exposed pad); RoHS-compliant, moisture sensitivity level 3, rated for –40°C to +125°C ambient operation. |
Pinout & Package
SPC5746BHK1AMKU6 is housed in a 176-pin LQFP-EP (Leadless Quad Flat Package with Exposed Pad) measuring 24 mm × 24 mm × 1.6 mm, optimized for thermal dissipation in automotive engine control modules. Pin assignments follow NXP's standardized SIUL2 multiplexing scheme with configurable I/O domains for FlexCAN, LINFlexD, Ethernet, and general-purpose use.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interfacing with sensors, actuators, and legacy ECUs. |
| VDD_LV | Core logic supply input | 1.2–1.32 V regulated supply for e200z4/z2 cores and internal logic; requires external decoupling per Table 9 of MPC5746C datasheet Rev. 6. |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal; provides primary clock source for FMPLL, enabling precise frequency synthesis for CAN FD and Ethernet timing. |
| CAN0_TX / CAN0_RX | FlexCAN0 differential transceiver interface | Direct connection to external CAN FD transceiver (e.g., TJA1044); supports dominant/recessive voltage levels compliant with ISO 11898-2:2016. |
| ENET_MDC / ENET_MDIO | IEEE 802.3 management interface | Provides serial configuration and status monitoring of PHY registers; required for auto-negotiation and link status reporting in AVB networks. |
| BOOT_CFG[2:0] | Boot mode selection inputs | Three-pin strap configuration determining boot source (flash, SCI, or CAN); latched at POR to define initial execution path and security policy. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core lockstep option | Configurable e200z4/e200z2 pairing supports split-mode or lockstep execution for fault detection in ASIL-B applications. |
| End-to-end ECC | SECDED protection applied to all bus transactions, flash array, and SRAM blocks - detects double-bit errors and corrects single-bit errors transparently. |
| Flexible I/O domain control | Per-bank voltage domain assignment allows simultaneous 3.3 V and 5 V signaling on adjacent pins, simplifying integration with heterogeneous sensor suites. |
| HSMv2 with PASS | Hardware Security Module v2 enables secure boot, cryptographic acceleration (AES-128/256, SHA-256), and lifecycle management via Password and Device Security (PASS) engine. |
| WKPU wake-up sources | 16 configurable wake-up pins with glitch filtering and edge-selectable triggering - enables ultra-low-power sleep modes with sub-100 µA quiescent current. |
Applications
| Powertrain Control Unit | Advanced Driver Assistance System (ADAS) ECU |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection, and turbocharger actuation in gasoline/diesel engines under transient load conditions. IC Role / Device Role / Timing Role: Primary controller executing ASIL-B certified control algorithms with deterministic latency ≤ 50 µs for torque loop closure. Use Value: Dual-core isolation prevents communication stack latency from impacting critical control cycles; 8 FlexCAN FD channels enable concurrent communication with injectors, sensors, and transmission ECU. |
Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic inputs for adaptive cruise control and automatic emergency braking. IC Role / Device Role / Timing Role: Central processing node managing time-synchronized data ingestion via Ethernet AVB and CAN FD, with hardware timestamping aligned to IEEE 1588. Use Value: ENET complex with multi-queue AVB support ensures guaranteed bandwidth for time-critical sensor streams; SMPU enforces strict memory partitioning between perception and decision software partitions. |
| Electric Vehicle Battery Management System | Chassis Domain Controller |
Use Scenario: High-precision cell voltage, temperature, and current monitoring across 96+ series-connected Li-ion cells with active balancing coordination. IC Role / Device Role / Timing Role: Safety-critical host processor running ISO 26262-compliant BMS firmware, interfacing with analog front-ends via 12-bit ADC and SPI. Use Value: 384 KB ECC-protected SRAM enables dual-bank firmware storage for safe over-the-air updates; HSMv2 secures cryptographic key handling during OTA authentication. |
Use Scenario: Integrated brake-by-wire, steering assist, and suspension control coordinating multiple actuators via high-speed CAN FD and FlexRay. IC Role / Device Role / Timing Role: Domain master executing coordinated motion control with sub-millisecond jitter using eMIOS timer channels and cross-triggered ADC sampling. Use Value: Dual-channel FlexRay 2.1 provides deterministic 10 Mbps communication for safety-critical actuator commands; 64-channel eMIOS enables precise PWM generation and capture for motor phase control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746C | Same dual-core architecture, identical pinout (176 LQFP-EP), but adds optional 512 KB RAM and HSMv2 as standard; higher qualification grade (S = automotive qualified vs P = engineering sample). | Targeted for production-tier powertrain systems requiring extended memory and hardened security; not suitable for cost-sensitive prototypes. | Select MPC5746C when full HSMv2 functionality and 512 KB RAM are required; verify PCB layout compatibility with identical MKU6 footprint. |
| SPC574S24K1MLU6 | Single-core e200z4 @ 160 MHz, 2 MB flash, 256 KB SRAM, 6 FlexCAN FD channels, no Ethernet or FlexRay; smaller 100 MAPBGA package. | Designed for mid-tier body control modules or gateway ECUs where Ethernet/FlexRay bandwidth is unnecessary and space constraints dominate. | Choose SPC574S24K1MLU6 for compact, lower-cost implementations lacking domain controller complexity; confirm absence of ENET/FlexRay in target architecture. |
Compared with SPC5746BHK1AMKU6, MPC5746C offers enhanced memory and security for production deployment, while SPC574S24K1MLU6 reduces cost and footprint at the expense of connectivity and safety scalability - making SPC5746BHK1AMKU6 the optimal balance for ASIL-B domain controllers requiring Ethernet and FlexRay.
Availability
SPC5746BHK1AMKU6 is available at Aetrix Electronics and suitable for automotive powertrain control, ADAS domain controllers, and electric vehicle battery management systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for SPC5746BHK1AMKU6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Power Architecture® and functional safety certification.
The SPC5746BHK1AMKU6 belongs to NXP's SPC57 family of automotive MCUs, engineered specifically for ASIL-B safety-critical domain controllers requiring high-performance dual-core processing, robust communication interfaces, and hardware-enforced security.
FAQ
What is the maximum operating temperature range for the SPC5746BHK1AMKU6?
The SPC5746BHK1AMKU6 is rated for ambient operation from –40°C to +125°C, with junction temperature tolerance up to +150°C. This specification aligns with AEC-Q100 Grade 1 requirements and is validated across all supported supply configurations (3.3 V and 5 V HV IO). Thermal design must account for the 176 LQFP-EP package's θJA of 32°C/W on a 2s2p board per NXP's MPC5746C datasheet Rev. 6.
Does the SPC5746BHK1AMKU6 support CAN FD, and how many channels are available?
Yes, the SPC5746BHK1AMKU6 supports CAN FD on all eight FlexCAN modules, each configurable for data rates up to 5 Mbps and payloads up to 64 bytes. The controller implements ISO 11898-1:2015 compliant arbitration and data phases, with programmable bit timing and built-in CRC-17 for FD frames. This capability is confirmed in the MPC5746C family comparison table and block diagram.
What debug interfaces does the SPC5746BHK1AMKU6 provide?
The SPC5746BHK1AMKU6 supports JTAG (IEEE 1149.1) and cJTAG (IEEE 1149.7) for boundary scan and core debugging, plus Nexus Class 3+ trace for both e200z4 and e200z2 cores. Debug access is implemented per IEEE-ISTO 5001-2008 standards, enabling real-time instruction tracing, breakpoint setting, and memory inspection without halting system operation.
How is functional safety implemented in the SPC5746BHK1AMKU6?
The SPC5746BHK1AMKU6 achieves ISO 26262 ASIL-B compliance through integrated hardware safety mechanisms: System Memory Protection Unit (SMPU) with 32 region descriptors, Fault Collection and Control Unit (FCCU) for error logging and interrupt generation, end-to-end ECC on all memory and buses, and Hardware Security Module v2 (HSMv2) for secure boot and cryptographic operations. These features are documented in the MPC5746C datasheet Section 1 and Table 1.
What is the flash memory architecture of the SPC5746BHK1AMKU6?
The SPC5746BHK1AMKU6 integrates 3 MB of on-chip flash memory managed by a triple-ported flash memory controller with three independent page buffers. It supports Read-While-Write (RWW) operation, sector-level erase, and ECC-protected program/erase cycles. Flash organization includes 12 code blocks (256 KB each) and dedicated data flash partitions, as detailed in Tables 2–4 of the MPC5746C family comparison.
SPC5746BHK1AMKU6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SPI
- Peripherals:
- DMA, I2S, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.15V ~ 5.5V
- Data Converters:
- A/D 36x10b, 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746BHK1AMKU6 FAQ
1.How can I place an order for SPC5746BHK1AMKU6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746BHK1AMKU6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746BHK1AMKU6 reliable?
The price and inventory of SPC5746BHK1AMKU6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746BHK1AMKU6 is usually 5 days.
3.What payment methods are accepted for SPC5746BHK1AMKU6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746BHK1AMKU6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746BHK1AMKU6?
SPC5746BHK1AMKU6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746BHK1AMKU6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746BHK1AMKU6?
For technical support, including SPC5746BHK1AMKU6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746BHK1AMKU6 requirements.
6.How does Aetrix verify that SPC5746BHK1AMKU6 is sourced from the original manufacturer or authorized distributors?
All SPC5746BHK1AMKU6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746BHK1AMKU6 meets industry standards.
7.What is the process for return or replacement of SPC5746BHK1AMKU6?
All SPC5746BHK1AMKU6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746BHK1AMKU6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746BHK1AMKU6 part is unused and in its original packaging.
Return procedure for SPC5746BHK1AMKU6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746BHK1AMKU6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
