NXP Semiconductors SPC5746BK1MKU2
- Part No.:
- SPC5746BK1MKU2
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5746BK1MKU2.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,006
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746BK1MKU2 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports CAN FD across eight FlexCAN modules, Ethernet (10/100 with AVB/1588), dual-channel FlexRay, and ISO 26262 ASIL-B functional safety compliance for powertrain and chassis control systems.
For engineers reviewing the SPC5746BK1MKU2 datasheet, SPC5746BK1MKU2 pinout, SPC5746BK1MKU2 application, or SPC5746BK1MKU2 equivalent, key selection criteria include dual-core deterministic timing, hardware security for secure boot and key management, ASIL-B certified peripherals, and support for high-bandwidth communication in automotive ECU designs requiring robust real-time execution and fault containment.
Technical Context
The SPC5746BK1MKU2 implements a crossbar switch architecture enabling concurrent access to flash, SRAM, and peripherals by multiple bus masters-including both e200z4 and e200z2 cores, eDMA, and debug interfaces. Its memory subsystem includes triple-ported 3 MB flash with three page buffers and 384 KB SRAM distributed across three RAM ports, all protected by SECDED ECC on 64-bit data + 29-bit address paths.
Timing and safety are enforced via dedicated modules: Clock Monitor Unit (CMU), Frequency Modulated PLL (FMPLL), System Memory Protection Unit (SMPU) with 32 region descriptors, Fault Collection and Control Unit (FCCU), and Boot Assist Flash (BAF) for serial programming. The device operates across –40°C to +125°C ambient and supports low-power wake-up via WKPU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 1 × 160 MHz e200z4 dual-issue + 1 × 80 MHz e200z2 single-issue, both with VLE and IEEE-ISTO 5001-2008 Class 3+ Nexus debug |
| Memory | 3 MB on-chip flash with ECC, 384 KB SRAM across three ports, all with end-to-end SECDED protection |
| Communication | 8 × FlexCAN3 with FD support, 4 × DSPI, 4 × SPI, 16 × LINFlexD, 4 × I²C, ENET (10/100 + AVB/1588/MII/RMII), dual-channel FlexRay 2.1 |
| Analog | 1 × 10-bit ADC (36 ch), 1 × 12-bit ADC (16 ch), 3 × analog comparators, Cross Trigger Unit for synchronized sampling |
| Security & Safety | HSMv2 hardware security module, PASS lifecycle management, FCCU fault collection, ISO 26262 ASIL-B certified peripherals |
| Package & Temp | 176-pin LQFP-EP (KU), –40°C to +125°C operating ambient temperature, automotive qualification (S-grade) |
Pinout & Package
SPC5746BK1MKU2 is housed in a 176-pin LQFP-EP (exposed pad) package with 0.5 mm pitch, 24 × 24 mm body size, and thermal pad for enhanced heat dissipation in automotive under-hood applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interface design with configurable voltage domains |
| VDD_LV | Core logic supply input | 1.2–1.32 V core rail; requires external decoupling per regulator spec (Cfp_reg = 1.32–3 µF) |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source with CMU monitoring |
| SXOSC_IN / SXOSC_OUT | 32 kHz crystal oscillator interface | Provides RTC clock source and low-power mode timing reference |
| RESET_B | Active-low reset input | Asynchronous reset pin with internal pull-up; initiates full system reset including BAF and security state clearing |
| BOOT_MODE[1:0] | Boot configuration pins | Determines boot source (flash, SCI, CAN, etc.) at power-on; latched during reset sequence |
| ETH_MDIO / ETH_MDC / ETH_RXD[3:0] / ETH_TXD[3:0] | Ethernet physical layer interface | Supports RMII/MII; enables time-sensitive networking (TSN) via AVB and IEEE 1588 timestamping |
| FLEXCANx_TX / FLEXCANx_RX | CAN FD transceiver interface | Eight independent CAN FD channels; each pair supports bit rates up to 5 Mbps with flexible data phase arbitration |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | e200z4 (160 MHz) handles safety-critical tasks; e200z2 (80 MHz) manages communication stacks-enabling ASIL-B partitioning without software scheduling overhead |
| End-to-end ECC protection | SECDED coverage across all bus transactions (cores, DMA, peripherals), ensuring data integrity for flash, SRAM, and interconnect paths in harsh EMI environments |
| HSMv2 hardware security | On-die cryptographic engine supporting AES-128/256, SHA-256, RSA-2048, and secure key storage-enables secure boot, OTA updates, and runtime attestation |
| Functional safety infrastructure | Integrated FCCU, SMPU (32 regions), watchdog timers (SWT/STM/PIT), and lockstep-capable peripherals meet ISO 26262 ASIL-B requirements out-of-box |
| Automotive communication suite | Native support for CAN FD (8 channels), FlexRay (dual), LIN (16), Ethernet (AVB/1588), and DSPI/SPI-eliminates need for external protocol bridges in domain controllers |
Applications
| Powertrain Control Unit (PCU) | Advanced Chassis Controller |
|---|---|
Use Scenario: Real-time combustion timing, fuel injection sequencing, and exhaust gas recirculation control in gasoline/diesel engines. IC Role / Device Role / Timing Role: Primary MCU executing ASIL-B certified control algorithms with deterministic latency via e200z4 core and eMIOS timer subsystem. Use Value: 160 MHz e200z4 core with 8 KB instruction cache ensures sub-10 µs loop execution; dual CAN FD interfaces enable high-speed sensor/actuator communication with redundancy. | Use Scenario: Integrated brake-by-wire, active suspension, and electronic stability control coordination across multiple vehicle domains. IC Role / Device Role / Timing Role: Central safety controller managing fault-tolerant actuation using SMPU-protected memory partitions and FCCU-monitored error reporting. Use Value: ASIL-B certified peripherals (eMIOS, FlexCAN, ADC) and HSMv2 enable secure, fail-operational behavior without external safety monitors. |
| Vehicle Domain Controller | Electric Power Steering (EPS) |
Use Scenario: Consolidation of infotainment gateway, ADAS sensor fusion, and body control functions into a single high-performance ECU. IC Role / Device Role / Timing Role: Dual-core workload distribution: e200z4 runs real-time control stacks; e200z2 handles Ethernet AVB streaming and LIN cluster management. Use Value: 10/100 Ethernet with multi-queue AVB and IEEE 1588 timestamping enables deterministic audio/video/data transport across vehicle networks. | Use Scenario: High-bandwidth torque assist calculation and motor current control with fast fault response for steering column-mounted EPS systems. IC Role / Device Role / Timing Role: Safety-critical motor control MCU with dual-core lockstep capability, 12-bit ADC for precise current sensing, and 8 CAN FD channels for sensor feedback and diagnostic reporting. Use Value: 384 KB ECC-protected SRAM allows large control buffers; eMIOS BCTU enables synchronized PWM generation and ADC sampling with <1 µs jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746CK1MJ2 | 256-pin MAPBGA package; identical core, memory, and peripheral specs; higher pin count enables more CAN/LIN/Ethernet routing flexibility | Better suited for space-constrained PCB layouts requiring dense peripheral fan-out and thermal performance beyond LQFP limits | Select when board layout demands finer pitch, improved thermal dissipation, or additional GPIOs not available in 176-LQFP |
| SPC574SNC1AKU2 | Single e200z4 core (160 MHz), 2 MB flash, 256 KB SRAM, no FlexRay, reduced CAN count (6), no Ethernet, same HSMv2 and ASIL-B certification | Targeted at cost-sensitive, non-domain-controller applications like HVAC or lighting modules where dual-core and Ethernet are unnecessary | Select when full SPC5746B/C feature set is over-provisioned and lower BOM cost is prioritized without sacrificing safety or security |
Compared with MPC5746CK1MJ2, SPC5746BK1MKU2 offers identical functionality in a thermally optimized LQFP-EP package ideal for mid-volume automotive production; versus SPC574SNC1AKU2, it delivers dual-core determinism, Ethernet, FlexRay, and expanded CAN FD-critical for next-generation domain controllers requiring consolidated communication and safety processing.
Availability
SPC5746BK1MKU2 is available at Aetrix Electronics and suitable for automotive powertrain control, chassis domain controllers, and electric power steering systems requiring stable component supply, long-term lifecycle support, and ASIL-B certified silicon.
Supply support for SPC5746BK1MKU2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in radar, secure authentication, and real-time microcontrollers.
The SPC5746BK1MKU2 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B compliant powertrain, chassis, and domain control applications requiring dual-core deterministic execution, hardware security, and multi-protocol communication.
FAQ
What is the maximum operating frequency of the SPC5746BK1MKU2's primary CPU core?
The SPC5746BK1MKU2 features a 160 MHz e200z4 dual-issue 32-bit CPU core as its primary processing unit. This core supports single-precision floating-point operations and variable-length encoding (VLE) for code density optimization. The 160 MHz rating is validated across the full –40°C to +125°C automotive temperature range and is sustained under worst-case voltage and process corners per NXP's qualification testing. SPC5746BK1MKU2 achieves this frequency using the FMPLL with external 8–40 MHz crystal input.
Does the SPC5746BK1MKU2 support CAN FD, and how many channels are available?
Yes, the SPC5746BK1MKU2 supports CAN FD across eight independent FlexCAN3 modules (FlexCAN0 through FlexCAN7), each capable of bit rates up to 5 Mbps in the data phase. All eight channels implement ISO 11898-1:2015 compliant FD framing, CRC-17, and flexible data length (up to 64 bytes). SPC5746BK1MKU2 also provides dedicated message RAM, TX/RX FIFOs, and time-triggered CAN (TTCAN) support per channel for deterministic scheduling in safety-critical applications.
What type of memory protection does the SPC5746BK1MKU2 provide for safety-critical applications?
The SPC5746BK1MKU2 integrates a System Memory Protection Unit (SMPU) with up to 32 configurable region descriptors and 16-byte granularity, enabling strict isolation between application, OS, and safety monitor partitions. Combined with end-to-end SECDED ECC on all memory paths and dedicated Fault Collection and Control Unit (FCCU), SPC5746BK1MKU2 meets ISO 26262 ASIL-B requirements for memory fault detection and containment. These protections apply to flash, SRAM, and peripheral registers accessed by any bus master-including both CPU cores and eDMA.
Is the SPC5746BK1MKU2 qualified for automotive use, and what is its temperature grade?
Yes, the SPC5746BK1MKU2 is automotive-qualified (AEC-Q100 Grade 0) with an operating ambient temperature range of –40°C to +125°C. Its qualification includes extended reliability testing for HTOL, TC, UHAST, and ESD per AEC-Q100 Rev G. The "S" in the part number denotes full automotive qualification, and the "C" suffix confirms the –40°C to +125°C specification. SPC5746BK1MKU2 is manufactured in NXP's 55 nm Power Architecture process and supports lifetime availability commitments for automotive OEM programs.
What debugging and development support is available for the SPC5746BK1MKU2?
The SPC5746BK1MKU2 supports IEEE-ISTO 5001-2008 Class 3+ Nexus debug on both e200z4 and e200z2 cores, accessible via JTAG or cJTAG (IEEE 1149.7). Development tools include S32 Design Studio for Power Architecture, PE Micro Multilink Universal, and Lauterbach TRACE32. SPC5746BK1MKU2 also includes Boot Assist Flash (BAF) for in-system programming via SCI or CAN, and on-chip debug trace buffers for real-time instruction and data flow analysis-enabling full visibility into dual-core execution for functional safety validation.
SPC5746BK1MKU2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SPI
- Peripherals:
- DMA, I2S, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.15V ~ 5.5V
- Data Converters:
- A/D 36x10b, 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746BK1MKU2 FAQ
1.How can I place an order for SPC5746BK1MKU2 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746BK1MKU2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746BK1MKU2 reliable?
The price and inventory of SPC5746BK1MKU2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746BK1MKU2 is usually 5 days.
3.What payment methods are accepted for SPC5746BK1MKU2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746BK1MKU2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746BK1MKU2?
SPC5746BK1MKU2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746BK1MKU2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746BK1MKU2?
For technical support, including SPC5746BK1MKU2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746BK1MKU2 requirements.
6.How does Aetrix verify that SPC5746BK1MKU2 is sourced from the original manufacturer or authorized distributors?
All SPC5746BK1MKU2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746BK1MKU2 meets industry standards.
7.What is the process for return or replacement of SPC5746BK1MKU2?
All SPC5746BK1MKU2 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746BK1MKU2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746BK1MKU2 part is unused and in its original packaging.
Return procedure for SPC5746BK1MKU2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746BK1MKU2 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

