NXP Semiconductors SPC5746BK1MKU2R
- Part No.:
- SPC5746BK1MKU2R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5746BK1MKU2R.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,764
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746BK1MKU2R from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports CAN FD across eight FlexCAN modules, Ethernet (10/100 with AVB, IEEE 1588), and dual-channel FlexRay - deployed in engine control units and advanced driver assistance systems requiring ASIL-B compliance.
For engineers reviewing the SPC5746BK1MKU2R datasheet, SPC5746BK1MKU2R pinout, SPC5746BK1MKU2R application, or SPC5746BK1MKU2R equivalent, key selection criteria include dual-core deterministic timing, functional safety certification (ISO 26262 ASIL-B), hardware security (HSMv2), flash memory partitioning for RWW operation, and support for high-integrity communication stacks including CAN FD, FlexRay, and Ethernet AVB.
Technical Context
The SPC5746BK1MKU2R implements a crossbar switch architecture enabling concurrent access to flash, SRAM, and peripherals by multiple bus masters-including both e200z4 and e200z2 cores, eDMA, and debug interfaces. Its memory subsystem includes triple-ported 3 MB flash with three page buffers and 384 KB SRAM distributed across three RAM ports, all protected by SECDED ECC on 64-bit data + 29-bit address paths.
Timing and safety are enforced via dedicated modules: Clock Monitor Unit (CMU), Frequency Modulated PLL (FMPLL), System Memory Protection Unit (SMPU) with 32 region descriptors, Fault Collection and Control Unit (FCCU), and Boot Assist Flash (BAF) supporting serial flash programming. The device integrates eight FlexCAN3 controllers with CAN FD capability, four DSPI, four I²C, and ENET complex with multi-queue AVB and IEEE 1588 timestamping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 160 MHz e200z4 + 80 MHz e200z2, both with VLE encoding and single-precision FPU on z4 |
| Flash Memory | 3 MB on-chip flash with triple-port controller, RWW support, and ECC protection for code/data integrity |
| SRAM | 384 KB on-chip SRAM across three ports, fully ECC-protected, configurable as up to 512 KB with option |
| Functional Safety | ISO 26262 ASIL-B certified; includes FCCU, SMPU, CMU, and end-to-end ECC for fault detection/correction |
| Communication Interfaces | 8 × FlexCAN3 (CAN FD), 4 × DSPI, 4 × I²C, 16 × LINFlexD, dual-channel FlexRay 2.1, ENET (10/100 + AVB + IEEE 1588) |
| Security | HSMv2 hardware security module with PASS lifecycle management, cryptographic acceleration, and secure boot |
| Package & Pin Count | 176-pin LQFP-EP (KU package), thermally enhanced for automotive under-hood environments |
Pinout & Package
SPC5746BK1MKU2R is housed in a 176-pin LQFP-EP (exposed pad) package, optimized for thermal dissipation in automotive powertrain applications. Pin assignments follow NXP's standardized MPC5746C family layout, with dedicated supply domains (VDD_HV_A/B/C, VDD_LV), analog inputs (ADC0/ADC1, CMP), and high-speed interface banks (CAN, FlexRay, ENET, DSPI).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply rails | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interfacing with sensors, transceivers, and actuators |
| VDD_LV | Core logic supply | 1.2–1.32 V regulated core voltage; supports low-power operation and dynamic voltage scaling |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | 8–40 MHz external crystal input for primary clock source; enables precise timing for safety-critical functions |
| CAN0_TX / CAN0_RX … CAN7_TX / CAN7_RX | FlexCAN differential signal pairs | Eight independent CAN FD channels; each pair supports 5 Mbps operation and ISO 11898-2/5 physical layer compliance |
| ENET_MDC / ENET_MDIO / ENET_TXD[0:3] / ENET_RXD[0:3] | Ethernet MAC interface | RMII/MII-capable 10/100 PHY interface with AVB timestamping and IEEE 1588 PTP support for time-synchronized networking |
| FRAY_CHA_TX / FRAY_CHA_RX / FRAY_CHB_TX / FRAY_CHB_RX | FlexRay channel A/B differential pairs | Dual-channel FlexRay 2.1 controller supporting 10 Mbps deterministic communication for x-by-wire systems |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | e200z4 (160 MHz) handles real-time control loops and safety monitors; e200z2 (80 MHz) manages diagnostics, communication stacks, and background tasks |
| End-to-end ECC protection | SECDED applied to all bus transactions-covers 64-bit data + 29-bit address across flash, SRAM, and peripheral bridges for ASIL-B fault containment |
| Hardware Security Module v2 (HSMv2) | Secure boot, cryptographic acceleration (AES-128/256, SHA-256, RSA-2048), key provisioning, and life-cycle state management per UNECE R155 requirements |
| Configurable I/O domains | Independent voltage domains for FlexCAN, LINFlexD, Ethernet, and general-purpose GPIO allow mixed-signal integration without level-shifting components |
| Boot Assist Flash (BAF) | Enables field firmware updates via SCI UART without external programmer; supports encrypted image loading and signature verification |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Real-time combustion control, fuel injection timing, and exhaust gas recirculation in gasoline/diesel powertrains. IC Role / Device Role / Timing Role: Primary controller executing deterministic control algorithms with sub-microsecond jitter; manages CAN FD communication with sensors and actuators. Use Value: Dual-core separation isolates safety-critical control (z4) from diagnostics (z2); ECC and SMPU ensure runtime integrity under EMI stress. |
Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic data for collision avoidance and lane-keeping functions. IC Role / Device Role / Timing Role: Central processing node synchronizing time-stamped sensor data via IEEE 1588 over Ethernet and CAN FD. Use Value: ENET AVB + IEEE 1588 enables sub-1 µs time synchronization across distributed ECUs; FlexRay supports fail-operational brake-by-wire messaging. |
| Electric Powertrain Inverter Control | Vehicle Domain Controller |
Use Scenario: High-frequency motor control and DC-link monitoring in traction inverters for BEVs/PHEVs. IC Role / Device Role / Timing Role: Real-time PWM generation via eMIOS, ADC sampling at 1 MS/s, and fault response within 2 µs using FCCU-triggered shutdown. Use Value: 64-channel eMIOS + dual ADC (10-/12-bit) enables simultaneous current/voltage sensing and gate drive timing; ASIL-B compliance meets ISO 26262 Part 6 requirements. |
Use Scenario: Centralized vehicle computing platform managing OTA updates, cybersecurity policy enforcement, and cross-domain communication. IC Role / Device Role / Timing Role: Secure domain manager hosting HSMv2, firewalling inter-domain traffic, and orchestrating secure boot chains for zonal ECUs. Use Value: HSMv2 + PASS enables secure key storage, signed firmware validation, and tamper-resistant life-cycle state transitions required for UNECE R155 certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5746CK1MJ2R | Same dual-core architecture and feature set, but in 256-pin MAPBGA package (MJ) instead of 176-pin LQFP-EP (KU); higher pin count enables more CAN/FlexRay channels and larger memory expansion | Better suited for space-constrained PCB layouts requiring higher I/O density and thermal performance via BGA solder joints | Select when board layout allows BGA assembly and requires additional peripheral routing flexibility or enhanced thermal dissipation |
| SPC58NG84C3MAB | Successor SPC58 NG series part with e200z7 core (up to 300 MHz), 4 MB flash, 512 KB SRAM, and enhanced HSMv3; not pin-compatible | Targets next-generation ADAS and central compute platforms needing higher compute throughput and expanded security features | Choose for new designs requiring >200 MHz deterministic performance, larger memory footprint, or UNECE R156-compliant software update architecture |
Compared with SPC5746BK1MKU2R, MPC5746CK1MJ2R offers identical functionality in a denser package for compact automotive modules, while SPC58NG84C3MAB delivers generational improvements in performance and security-but requires full hardware redesign due to non-pin-compatibility and revised peripheral mapping.
Availability
SPC5746BK1MKU2R is available at Aetrix Electronics and suitable for engine control units, ADAS sensor fusion hubs, electric powertrain inverters, and vehicle domain controllers requiring stable component supply across extended automotive lifecycles.
Supply support for SPC5746BK1MKU2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and automotive-grade microcontrollers.
The SPC5746BK1MKU2R belongs to NXP's SPC574x family of Power Architecture® automotive MCUs, designed specifically for ASIL-B compliant powertrain and chassis control applications demanding deterministic real-time performance, hardware security, and long-term reliability.
FAQ
What is the maximum operating frequency of the SPC5746BK1MKU2R's primary CPU core?
The SPC5746BK1MKU2R features a 160 MHz e200z4 core as its primary CPU, capable of dual-issue 32-bit instruction execution with single-precision floating-point support and Variable Length Encoding (VLE) for optimized code density. This frequency is validated across the full –40°C to +125°C ambient temperature range per the datasheet's recommended operating conditions. The SPC5746BK1MKU2R also includes a secondary 80 MHz e200z2 core for auxiliary tasks.
Does the SPC5746BK1MKU2R support CAN FD, and how many channels are available?
Yes, the SPC5746BK1MKU2R supports CAN FD across all eight integrated FlexCAN3 modules (FlexCAN0 through FlexCAN7), each configurable for up to 5 Mbps data rates and backward compatibility with classical CAN 2.0B. This capability is confirmed in the MPC5746C datasheet Rev. 6 section "Communication" and Table 1 (Family Comparison), where MPC5746C is explicitly listed with "8 with optional CAN FD support."
What package type and pin count does the SPC5746BK1MKU2R use?
The SPC5746BK1MKU2R uses a 176-pin LQFP-EP (Leadless Quad Flat Package with Exposed Pad) package, designated by the "KU" suffix in its orderable part number. This thermally enhanced package supports automotive under-hood operation and provides dedicated power/ground pins, analog input groups, and high-speed interface banks aligned to NXP's MPC5746C family pinout standard.
Is the SPC5746BK1MKU2R certified for functional safety standards?
Yes, the SPC5746BK1MKU2R is ISO 26262 ASIL-B compliant, with safety mechanisms including end-to-end ECC, System Memory Protection Unit (SMPU), Fault Collection and Control Unit (FCCU), Clock Monitor Unit (CMU), and hardware watchdog timers. These features are documented in the MPC5746C datasheet Rev. 6 section "Functional Safety" and supported by NXP's ASIL-B safety manual and FMEDA reports.
What security features does the SPC5746BK1MKU2R include?
The SPC5746BK1MKU2R integrates HSMv2 (Hardware Security Module version 2) with cryptographic accelerators (AES-128/256, SHA-256, RSA-2048), secure boot, key provisioning, and Password and Device Security (PASS) for lifecycle management. These capabilities enable UNECE R155 compliance and are detailed in the MPC5746C datasheet Rev. 6 section "Security" and associated NXP application notes AN5403 and AN5404.
SPC5746BK1MKU2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SPI
- Peripherals:
- DMA, I2S, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.15V ~ 5.5V
- Data Converters:
- A/D 36x10b, 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746BK1MKU2R FAQ
1.How can I place an order for SPC5746BK1MKU2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746BK1MKU2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746BK1MKU2R reliable?
The price and inventory of SPC5746BK1MKU2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746BK1MKU2R is usually 5 days.
3.What payment methods are accepted for SPC5746BK1MKU2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746BK1MKU2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746BK1MKU2R?
SPC5746BK1MKU2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746BK1MKU2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746BK1MKU2R?
For technical support, including SPC5746BK1MKU2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746BK1MKU2R requirements.
6.How does Aetrix verify that SPC5746BK1MKU2R is sourced from the original manufacturer or authorized distributors?
All SPC5746BK1MKU2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746BK1MKU2R meets industry standards.
7.What is the process for return or replacement of SPC5746BK1MKU2R?
All SPC5746BK1MKU2R units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746BK1MKU2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746BK1MKU2R part is unused and in its original packaging.
Return procedure for SPC5746BK1MKU2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746BK1MKU2R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

