My Inquiry
My Account
NXP Semiconductors SPC5746CHK0AMMH6
- Part No.:
- SPC5746CHK0AMMH6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LFBGA
- Datasheet:
-
SPC5746CHK0AMMH6.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 100MAPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,583
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746CHK0AMMH6 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports ISO 26262 ASIL-B functional safety and operates from –40°C to +125°C. It is used in engine control units (ECUs) requiring deterministic real-time performance, CAN FD communication, and secure boot.
For engineers reviewing the SPC5746CHK0AMMH6 datasheet, SPC5746CHK0AMMH6 pinout, SPC5746CHK0AMMH6 application, or SPC5746CHK0AMMH6 equivalent, key selection criteria include dual-core Power Architecture timing determinism, 8 FlexCAN3 modules with FD support, 324-pin MAPBGA package, Ethernet AVB/1588 capability, and hardware security for OTA firmware updates.
Technical Context
The SPC5746CHK0AMMH6 implements a tightly coupled dual-core architecture where the e200z4 core handles high-intensity control tasks (e.g., fuel injection timing) and the e200z2 core manages peripheral coordination and diagnostics. Both cores share memory via a crossbar switch and enforce data integrity using SECDED ECC across flash, SRAM, and bus transactions.
Its clock system integrates FMPLL with multiple oscillators (FXOSC 8–40 MHz, SXOSC 32 kHz, FIRC 16 MHz, SIRC 128 kHz), enabling precise domain-specific frequency synthesis for ADC sampling, CAN bit timing, and Ethernet synchronization. The System Memory Protection Unit (SMPU) provides 32 region descriptors for ASIL-B partitioning of safety-critical and non-safety software.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | e200z4 @ 160 MHz + e200z2 @ 80 MHz - enables parallel execution of safety-critical control and communication stacks |
| Flash Memory | 3 MB with ECC and 3-port controller - supports concurrent read/program/erase for robust over-the-air update handling |
| SRAM | 384 KB distributed across 3 ports with ECC - allows independent access by CPU, DMA, and peripherals without arbitration stalls |
| FlexCAN Modules | 8 × FlexCAN3 with CAN FD support - delivers up to 5 Mbps data rate for high-bandwidth vehicle networking |
| Security | HSMv2 + PASS + FCCU - provides cryptographic acceleration, life-cycle management, and fault collection for ASIL-B compliance |
| Functional Safety | ISO 26262 ASIL-B certified - validated for use in powertrain and chassis control applications per IEC 61508 SIL2 |
| Package | 324-pin MAPBGA (15 × 15 mm, 0.8 mm pitch) - supports high I/O count (246 GPIO) and thermal dissipation in under-hood environments |
Pinout & Package
The SPC5746CHK0AMMH6 is housed in a 324-pin MAPBGA package (15 mm × 15 mm, 0.8 mm pitch) with exposed thermal pad, optimized for automotive under-hood thermal management and signal integrity in high-noise environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage I/O supply inputs | Independent 3.3 V or 5 V supplies for configurable I/O domains (FlexCAN, LIN, Ethernet, GPIO) |
| VDD_LV | Core logic supply input | 1.2–1.32 V supply for e200z4/z2 cores and internal logic - requires low-ESR decoupling per datasheet Table 9 |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source with CMU monitoring |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock oscillator | Enables RTC operation and low-power wake-up during stop modes |
| JTAG_TCK / JTAG_TDI / JTAG_TDO / JTAG_TMS / JTAG_TRST | Nexus Class 3+ debug interface | IEEE-ISTO 5001-2008 compliant for real-time trace, core halt, and safety-critical debug access |
| ENET_MDC / ENET_MDIO / ENET_TXD[0:3] / ENET_RXD[0:3] | Ethernet physical layer interface | Supports MII/RMII with IEEE 1588 timestamping and Audio Video Bridging (AVB) traffic shaping |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | Independent e200z4 and e200z2 cores with shared SMPU-enforced memory regions enable ASIL-B/B decomposition |
| End-to-end ECC protection | SECDED coverage across all bus masters, flash, SRAM, and crossbar - eliminates single-bit errors and detects double-bit faults |
| Hardware Security Module v2 | HSMv2 accelerates AES-128/256, SHA-256, RSA-2048, and ECDSA; supports secure boot and key provisioning via PASS |
| Fault Collection and Control Unit | FCCU monitors hardware faults (e.g., memory parity, clock failure) and triggers safe state transitions per ISO 26262 requirements |
| Configurable I/O domains | Per-domain voltage and slew-rate control for FlexCAN, LINFlexD, Ethernet, and general-purpose I/O - simplifies mixed-voltage board design |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) Domain Controller |
|---|---|
Use Scenario: Real-time combustion timing, air-fuel ratio control, and OBD-II diagnostics in gasoline/diesel powertrains. IC Role / Device Role / Timing Role: Primary control MCU executing safety-critical ASIL-B algorithms with deterministic interrupt latency ≤ 1.2 µs. Use Value: Dual-core isolation prevents infotainment stack interference; 8 CAN FD channels enable high-speed sensor fusion and actuator coordination. |
Use Scenario: Sensor aggregation hub for radar, camera, and ultrasonic inputs in L2+ ADAS systems. IC Role / Device Role / Timing Role: Central processing node managing time-synchronized data ingestion via eMIOS-triggered ADC sampling and Ethernet AVB streaming. Use Value: IEEE 1588 PTP support ensures sub-microsecond timestamp alignment across sensors; HSMv2 secures OTA update verification. |
| Electric Vehicle Battery Management System (BMS) | Commercial Vehicle Telematics Gateway |
Use Scenario: Cell voltage/temperature monitoring, SOC/SOH estimation, and contactor control in high-voltage traction battery packs. IC Role / Device Role / Timing Role: Safety-certified MCU performing redundant cell measurements via two independent ADCs (10-bit + 12-bit) with cross-trigger synchronization. Use Value: End-to-end ECC prevents corrupted BMS state transitions; FCCU reports faults to vehicle network for fail-safe shutdown. |
Use Scenario: Fleet connectivity gateway aggregating J1939, UDS, and cellular telemetry data for remote diagnostics and predictive maintenance. IC Role / Device Role / Timing Role: Multi-protocol bridge with 8 FlexCAN interfaces, 4 LINFlexD modules, and ENET for cloud uplink. Use Value: 324-pin BGA provides sufficient I/O for dual CAN FD buses, isolated RS-485, and SIM card interface; -40°C to +125°C rating ensures under-dash reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748G | Higher flash (4 MB), larger SRAM (512 KB), adds third e200z2 core; same 324-BGA footprint but different pinout | Targeted at complex ADAS ECU with multi-threaded vision processing; lacks HSMv2 but includes enhanced CRC and memory test features | Select MPC5748G only if additional code space and compute headroom are required; not pin-compatible with SPC5746CHK0AMMH6 |
| SPC58NG84C3 | ARM Cortex-R5F dual-core, 300 MHz, 4 MB flash, 1.5 MB SRAM, ASIL-D ready; 324-BGA package with different power and signal pin assignments | Designed for next-gen zonal architectures requiring higher compute density and AUTOSAR Adaptive support; no Power Architecture legacy compatibility | Choose SPC58NG84C3 for new designs targeting ASIL-D or AUTOSAR Adaptive; migration from SPC5746CHK0AMMH6 requires full PCB and software redesign |
Compared with MPC5748G and SPC58NG84C3, the SPC5746CHK0AMMH6 offers optimal balance of ASIL-B certification, CAN FD bandwidth, and Power Architecture toolchain continuity for cost-sensitive powertrain ECUs - without over-provisioning flash or requiring ARM ecosystem retraining.
Availability
SPC5746CHK0AMMH6 is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, battery management systems, and commercial vehicle telematics gateways requiring stable component supply across extended automotive lifecycles.
Supply support for SPC5746CHK0AMMH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in functional safety and automotive-grade silicon.
The SPC5746CHK0AMMH6 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B powertrain and chassis control applications requiring deterministic real-time performance, integrated security, and long-term automotive qualification.
FAQ
What is the operating temperature range for the SPC5746CHK0AMMH6?
The SPC5746CHK0AMMH6 is qualified for operation from –40°C to +125°C ambient temperature, meeting AEC-Q100 Grade 1 requirements. This range is validated for continuous operation under bias with junction temperatures up to 150°C, making it suitable for under-hood automotive applications including engine control and transmission control modules where thermal stress is critical. The device incorporates multiple voltage monitors and thermal protection circuits to maintain reliability across this full range.
Does the SPC5746CHK0AMMH6 support CAN FD, and how many channels are available?
Yes, the SPC5746CHK0AMMH6 supports CAN FD on all eight FlexCAN3 modules, each capable of data rates up to 5 Mbps in FD mode. These modules are fully configurable for classic CAN or CAN FD operation, with dedicated message RAM, flexible bit timing, and built-in loopback self-test. The SPC5746CHK0AMMH6 uses these channels for high-bandwidth communication between engine, transmission, and chassis subsystems in modern vehicle networks.
What security features does the SPC5746CHK0AMMH6 include for secure boot and firmware updates?
The SPC5746CHK0AMMH6 integrates HSMv2 (Hardware Security Module version 2), Password and Device Security (PASS), and Fault Collection and Control Unit (FCCU) to enable secure boot and authenticated firmware updates. HSMv2 accelerates AES-128/256, SHA-256, and ECDSA operations; PASS manages key provisioning and life-cycle states; and FCCU monitors security-related faults. Together, they ensure that only cryptographically signed firmware executes on the SPC5746CHK0AMMH6, preventing unauthorized code injection.
Is the SPC5746CHK0AMMH6 pin-compatible with other members of the MPC5746C family?
No, the SPC5746CHK0AMMH6 is not universally pin-compatible across the MPC5746C family. While it shares the 324-pin MAPBGA package with certain variants (e.g., SPC5746CK0AMMH6), differences in optional features - such as HSM inclusion, RAM size, or CAN FD enablement - result in distinct pin mappings for power, debug, and peripheral signals. Always consult the specific variant's datasheet section "9. Pinouts" and package drawing MMH6 before board reuse or migration.
What development tools and software support are available for the SPC5746CHK0AMMH6?
NXP provides comprehensive support for the SPC5746CHK0AMMH6, including S32 Design Studio IDE, S32 Configuration Tool, and AUTOSAR-compliant MCAL drivers. Hardware tools include the SPC5746C Evaluation Board (SPC5746C-DB) and standalone debugger probes supporting Nexus Class 3+ trace. The SPC5746CHK0AMMH6 is also supported by third-party tools from Vector, ETAS, and dSPACE for calibration, diagnostics, and model-based design workflows in automotive production environments.
SPC5746CHK0AMMH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LFBGA
- Series:
- MPC57xx
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- -
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746CHK0AMMH6 FAQ
1.How can I place an order for SPC5746CHK0AMMH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746CHK0AMMH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746CHK0AMMH6 reliable?
The price and inventory of SPC5746CHK0AMMH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746CHK0AMMH6 is usually 5 days.
3.What payment methods are accepted for SPC5746CHK0AMMH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746CHK0AMMH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746CHK0AMMH6?
SPC5746CHK0AMMH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746CHK0AMMH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746CHK0AMMH6?
For technical support, including SPC5746CHK0AMMH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746CHK0AMMH6 requirements.
6.How does Aetrix verify that SPC5746CHK0AMMH6 is sourced from the original manufacturer or authorized distributors?
All SPC5746CHK0AMMH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746CHK0AMMH6 meets industry standards.
7.What is the process for return or replacement of SPC5746CHK0AMMH6?
All SPC5746CHK0AMMH6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746CHK0AMMH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746CHK0AMMH6 part is unused and in its original packaging.
Return procedure for SPC5746CHK0AMMH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746CHK0AMMH6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
