My Inquiry
My Account
NXP Semiconductors SPC5746CHK1AMMH6
- Part No.:
- SPC5746CHK1AMMH6
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LBGA
- Datasheet:
-
SPC5746CHK1AMMH6.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 100MAPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:334
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746CHK1AMMH6 from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports ASIL-B functional safety compliance and targets engine control units (ECUs), transmission control, and battery management systems in 125°C ambient environments.
For engineers reviewing the SPC5746CHK1AMMH6 datasheet, SPC5746CHK1AMMH6 pinout, SPC5746CHK1AMMH6 application, or SPC5746CHK1AMMH6 equivalent, key selection criteria include dual-core deterministic timing, FlexCAN FD + Ethernet AVB connectivity, hardware security for secure boot, and 256-pin MAPBGA packaging compatible with automotive PCB layout constraints.
Technical Context
The SPC5746CHK1AMMH6 implements a crossbar switch architecture enabling concurrent access to flash, SRAM, and peripherals by multiple bus masters-including both e200z4 and e200z2 cores, eDMA, and ENET. Its memory subsystem includes triple-ported 3 MB flash with page buffers and 384 KB SRAM distributed across three RAM ports, all protected by SECDED ECC on 64-bit data + 29-bit address paths.
Timing and safety are enforced via FMPLL clock generation, Clock Monitor Unit (CMU), Real Time Counter (RTC), System Memory Protection Unit (SMPU) with 32 region descriptors, and Fault Collection and Control Unit (FCCU). The device integrates eight FlexCAN3 modules with CAN FD support, dual-channel FlexRay 2.1, and 10/100 Ethernet with IEEE 1588 and AVB multi-queue capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 1 × 160 MHz e200z4 + 1 × 80 MHz e200z2, dual-issue and single-issue respectively, enabling real-time task partitioning |
| Flash Memory | 3 MB on-chip flash with triple-port controller and EEE emulation, supporting RWW and secure boot execution |
| SRAM | 384 KB on-chip SRAM across three ports, all protected by end-to-end SECDED ECC |
| Functional Safety | ISO 26262 ASIL-B certified for safety-critical automotive functions including diagnostics and fault reporting |
| Communication Interfaces | 8 × FlexCAN3 (CAN FD), 2 × FlexRay 2.1, 1 × ENET (10/100 MII/RMII + IEEE 1588 + AVB), 4 × DSPI, 4 × I²C |
| Security | HSMv2 hardware security module with PASS lifecycle management and secure boot authentication |
| Operating Temperature | –40°C to +125°C ambient, qualified per AEC-Q100 Grade 0 for under-hood automotive deployment |
Pinout & Package
SPC5746CHK1AMMH6 is housed in a 256-pin MAPBGA package (package code MJ), 17 mm × 17 mm, 0.8 mm pitch, with 178 GPIOs and dedicated power/ground ball assignments optimized for automotive EMI resilience and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies for I/O banks-enables mixed-voltage interface design without level shifters |
| VDD_LV | Core logic supply input | 1.2–1.32 V core rail; internal regulator supports external 1.25 V source or NPN ballast transistor configuration |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source with FMPLL multiplication |
| SXOSC_IN / SXOSC_OUT | 32 kHz backup oscillator interface | Enables RTC operation and low-power wake-up during stop modes without main crystal running |
| JTAG_TCK / JTAG_TDI / JTAG_TDO / JTAG_TMS / JTAG_TRST | Nexus Class 3+ debug interface | IEEE-ISTO 5001-2008 compliant debug port supporting real-time trace and secure debug lockdown |
| ENET_MDC / ENET_MDIO / ENET_TXD[0:3] / ENET_RXD[0:3] | Ethernet physical layer interface | Direct RMII/MII connection to PHY; supports IEEE 1588 timestamping and AVB traffic shaping |
| FLEXCANx_TX / FLEXCANx_RX | CAN FD transceiver interface | Dedicated differential pins per FlexCAN channel; supports bit rates up to 5 Mbps with protocol acceleration |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | e200z4 (160 MHz) handles safety-critical control loops; e200z2 (80 MHz) manages communication stacks and diagnostics-no software arbitration required |
| End-to-end ECC protection | SECDED applied to all bus transactions across flash, SRAM, and peripheral interfaces-prevents silent data corruption in safety-critical memory paths |
| Hardware Security Module v2 (HSMv2) | Offloads cryptographic operations (AES-128/256, SHA-256, RSA-2048) and enforces secure boot chain with immutable root-of-trust |
| FlexCAN FD + Ethernet AVB coexistence | Simultaneous CAN FD (5 Mbps) and time-sensitive Ethernet (1588 PTP sync + AVB streams) enables domain controller architectures |
| Configurable I/O domains | GPIOs assigned to FlexCAN, LINFlexD, or Ethernet domains with independent voltage and slew-rate control-reduces board-level filtering complexity |
Applications
| Engine Control Unit (ECU) | Electric Power Steering (EPS) |
|---|---|
|
Use Scenario: Real-time combustion timing, fuel injection pulse width, and knock detection in gasoline/diesel engines. IC Role / Device Role / Timing Role: Primary controller executing ASIL-B safety-critical algorithms with deterministic latency under 10 µs interrupt response. Use Value: Dual-core separation isolates safety-critical control (e200z4) from diagnostics (e200z2), while 3 MB flash stores multiple calibration maps and OTA update partitions. |
Use Scenario: Torque assist calculation, motor phase current sensing, and CAN FD communication with vehicle chassis domain. IC Role / Device Role / Timing Role: High-integrity motor control unit managing 12-bit ADC sampling, eMIOS PWM generation, and dual FlexCAN FD channels. Use Value: Integrated 12-bit ADC with cross-trigger synchronization to eMIOS timers enables precise current loop closure at ≤ 50 µs cycle time. |
| Battery Management System (BMS) | Advanced Driver Assistance Systems (ADAS) Domain Controller |
|
Use Scenario: Cell voltage monitoring, thermal management, and isolation barrier communication in high-voltage traction battery packs. IC Role / Device Role / Timing Role: Safety monitor node performing redundant voltage/temperature checks and communicating via isolated CAN FD to master BMS controller. Use Value: SMPU-enforced memory partitioning prevents firmware corruption; FCCU collects analog comparator faults for ISO 26262 diagnostic coverage reporting. |
Use Scenario: Aggregating sensor data (radar, camera, ultrasonic) and coordinating actuator commands across ADAS sub-systems. IC Role / Device Role / Timing Role: Central domain controller interfacing with Ethernet AVB for time-synchronized sensor fusion and FlexCAN FD for legacy ECU coordination. Use Value: Multi-queue ENET with IEEE 1588 hardware timestamping ensures sub-1 µs clock synchronization across distributed sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5748G | Higher flash (4 MB) and RAM (512 KB); adds third e200z2 core but no HSMv2; same 256-pin MAPBGA | Targeted at complex ADAS domain controllers requiring larger OTA image storage and multi-threaded middleware | Select MPC5748G only if >3 MB flash or additional core resources are required; SPC5746CHK1AMMH6 offers superior security integration for secure boot-critical designs |
| SPC58NG84C3 | ARM Cortex-R5F dual-core (300 MHz), 4 MB flash, 1.5 MB RAM, ASIL-D capable, but lacks FlexRay and native CAN FD acceleration | Used in next-gen zonal architectures requiring higher compute throughput and hypervisor support | Choose SPC5746CHK1AMMH6 when FlexRay 2.1, CAN FD hardware offload, or Power Architecture toolchain continuity are mandatory |
Compared with MPC5748G and SPC58NG84C3, the SPC5746CHK1AMMH6 delivers optimal balance of ASIL-B safety certification, hardware-accelerated CAN FD/FlexRay/Ethernet AVB, and HSMv2-based secure boot-making it the preferred choice for cost-constrained, safety-compliant powertrain and chassis ECUs where legacy Power Architecture ecosystem alignment matters.
Availability
SPC5746CHK1AMMH6 is available at Aetrix Electronics and suitable for engine control units, electric power steering systems, and battery management systems requiring stable component supply across extended automotive production lifecycles.
Supply support for SPC5746CHK1AMMH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and embedded security.
The SPC5746CHK1AMMH6 belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B safety-critical powertrain and chassis control applications requiring deterministic real-time performance and hardware-enforced security.
FAQ
What is the maximum operating frequency of each CPU core in the SPC5746CHK1AMMH6?
The SPC5746CHK1AMMH6 integrates two Power Architecture cores: the e200z4 core operates at up to 160 MHz, while the e200z2 core runs at up to 80 MHz. Both cores support Variable Length Encoding (VLE) for improved code density. These frequencies are guaranteed across the full –40°C to +125°C ambient temperature range per AEC-Q100 Grade 0 qualification.
Does the SPC5746CHK1AMMH6 support CAN FD, and how many channels are available?
Yes, the SPC5746CHK1AMMH6 supports CAN FD on all eight FlexCAN3 modules (FlexCAN0 through FlexCAN7), with hardware acceleration for bit rates up to 5 Mbps. Each channel includes dedicated TX/RX pins and configurable message buffers, enabling simultaneous high-bandwidth communication with multiple ECUs in modern vehicle networks.
What type of memory protection does the SPC5746CHK1AMMH6 provide for safety-critical applications?
The SPC5746CHK1AMMH6 includes a System Memory Protection Unit (SMPU) with up to 32 region descriptors and 16-byte granularity, plus end-to-end SECDED ECC covering all bus transactions-including flash, SRAM, and peripheral accesses. This dual-layer protection meets ISO 26262 ASIL-B requirements for memory integrity in safety-critical automotive software.
Is the SPC5746CHK1AMMH6 pin-compatible with other members of the MPC5746C family?
Yes-the SPC5746CHK1AMMH6 shares the same 256-pin MAPBGA (MJ) package and pinout with other MPC5746C variants such as SPC5746CBK1AMMH6 and SPC5746CRK1AMMH6. Differences between variants relate to flash/RAM configuration, HSM enablement, and temperature grade-not physical layout or signal assignment.
What debug interface does the SPC5746CHK1AMMH6 support, and is it Nexus-compliant?
The SPC5746CHK1AMMH6 supports IEEE-ISTO 5001-2008 Nexus Class 3+ debug via its JTAG interface, with separate NDI compliance for both e200z4 and e200z2 cores. This enables real-time trace, secure debug lockdown, and non-intrusive profiling-essential for ASIL-B development and certification workflows.
SPC5746CHK1AMMH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LBGA
- Series:
- MPC57xx
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz, 160MHz
- Connectivity:
- CANbus, Ethernet, FlexRay, I2C, LINbus, SAI, SPI
- Peripherals:
- DMA, I2S, LVD/HVD, POR, WDT
- Number of I/O:
- 65
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 128K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.15V ~ 5.5V
- Data Converters:
- A/D 68x10b, 31x12b SAR
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746CHK1AMMH6 FAQ
1.How can I place an order for SPC5746CHK1AMMH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746CHK1AMMH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746CHK1AMMH6 reliable?
The price and inventory of SPC5746CHK1AMMH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746CHK1AMMH6 is usually 5 days.
3.What payment methods are accepted for SPC5746CHK1AMMH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746CHK1AMMH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746CHK1AMMH6?
SPC5746CHK1AMMH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746CHK1AMMH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746CHK1AMMH6?
For technical support, including SPC5746CHK1AMMH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746CHK1AMMH6 requirements.
6.How does Aetrix verify that SPC5746CHK1AMMH6 is sourced from the original manufacturer or authorized distributors?
All SPC5746CHK1AMMH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746CHK1AMMH6 meets industry standards.
7.What is the process for return or replacement of SPC5746CHK1AMMH6?
All SPC5746CHK1AMMH6 units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746CHK1AMMH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746CHK1AMMH6 part is unused and in its original packaging.
Return procedure for SPC5746CHK1AMMH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746CHK1AMMH6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
