NXP Semiconductors SPC5746CK1AMKU2R
- Part No.:
- SPC5746CK1AMKU2R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
SPC5746CK1AMKU2R.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,836
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SPC5746CK1AMKU2R from NXP Semiconductors is a dual-core automotive microcontroller featuring a 160 MHz e200z4 CPU and an 80 MHz e200z2 CPU, 3 MB on-chip flash, 384 KB SRAM with end-to-end ECC, and integrated HSMv2 security module. It supports CAN FD (8 channels), FlexRay (dual-channel), 10/100 Ethernet with AVB and IEEE 1588, and is certified to ISO 26262 ASIL-B for powertrain and chassis control applications.
For engineers reviewing the SPC5746CK1AMKU2R datasheet, SPC5746CK1AMKU2R pinout, SPC5746CK1AMKU2R application, or SPC5746CK1AMKU2R equivalent, this page delivers verified technical context, validated pin mapping for the 176-pin LQFP-EP package, real-world use cases in engine control and ADAS domain controllers, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The SPC5746CK1AMKU2R implements a tightly coupled dual-CPU architecture: the high-performance e200z4 core handles real-time safety-critical tasks (e.g., torque calculation, fault monitoring) while the e200z2 core manages communication stacks and diagnostics. Both cores share access to memory via a crossbar switch and are protected by a System Memory Protection Unit (SMPU) with 32 region descriptors.
Its clock system integrates FMPLL, multiple oscillators (FXOSC 8–40 MHz, SXOSC 32 kHz, FIRC 16 MHz, SIRC 128 kHz), and Clock Monitor Unit (CMU) for fail-safe timing. Peripheral subsystems include eight FlexCAN3 modules with CAN FD support, dual-channel FlexRay, ENET with multi-queue AVB, and two ADCs (10-bit and 12-bit) synchronized via Cross Trigger Unit to eMIOS or PIT timers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | 1 × 160 MHz e200z4 + 1 × 80 MHz e200z2, both supporting VLE for code density optimization |
| Flash Memory | 3 MB on-chip flash with triple-port controller, EEE emulation, and RWW capability for safe firmware updates |
| RAM | 384 KB SRAM across three ports, all protected by SECDED ECC for ASIL-B compliance |
| Communication | 8 × FlexCAN3 (CAN FD), 4 × DSPI, 4 × SPI, 16 × LINFlexD, 4 × I²C, 2 × FlexRay, 1 × ENET (MII/RMII, AVB, 1588) |
| Analog Peripherals | 1 × 10-bit ADC (68 ch), 1 × 12-bit ADC (31 ch), 3 × analog comparators, Cross Trigger Unit for timer-synchronized sampling |
| Safety & Security | ISO 26262 ASIL-B certified; HSMv2 with PASS lifecycle management; FCCU fault collection; SMPU with 32 regions |
| Package | 176-pin LQFP-EP (exposed pad), RoHS-compliant, rated for –40°C to +125°C ambient operation |
Pinout & Package
SPC5746CK1AMKU2R is housed in a 176-pin LQFP-EP (exposed thermal pad) package, optimized for automotive PCB layouts requiring mechanical robustness and thermal dissipation under extended temperature operation. Pin assignment follows NXP's standardized MPC5746C signal multiplexing scheme, with dedicated domains for FlexCAN, LIN, Ethernet, and general-purpose I/O.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_A / VDD_HV_B / VDD_HV_C | High-voltage IO supply inputs | Independent 3.3 V or 5 V supplies for I/O banks; enable mixed-voltage interface design |
| VDD_LV | Core logic supply input | 1.2–1.32 V supply for e200z4/z2 cores and internal logic; requires low-ESR decoupling |
| FXOSC_IN / FXOSC_OUT | Main crystal oscillator interface | Supports 8–40 MHz external crystal for primary clock source with CMU monitoring |
| SXOSC_IN / SXOSC_OUT | 32 kHz real-time clock crystal interface | Enables RTC and low-power wake-up functionality independent of main oscillator |
| RESET_B | Active-low reset input | Asynchronous reset assertion; triggers PORST sequence and BAF boot loader execution |
| WKUPx (e.g., WKUP0–WKUP7) | Wake-up input pins | Configurable edge-sensitive inputs routed to WKPU controller for low-power mode exit |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO/MDC bus for PHY register configuration and status polling |
| ENET_TXD0–3 / ENET_RXD0–3 | Ethernet data lanes | 4-bit transmit/receive data paths supporting MII or RMII physical layer interfaces |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | e200z4 and e200z2 cores operate independently with shared memory and SMPU-enforced isolation for ASIL-B partitioning |
| End-to-end ECC protection | SECDED applied to all bus transactions (64-bit data + 29-bit address), covering flash, SRAM, and peripheral registers |
| Flexible clock redundancy | Four independent clock sources (FXOSC, SXOSC, FIRC, SIRC) with FMPLL and CMU enabling fail-operational timing |
| Hardware Security Module v2 | HSMv2 provides secure boot, cryptographic acceleration (AES-128/256, SHA-256), and life-cycle state management via PASS |
| Automotive-grade peripheral set | 8 CAN FD channels, dual FlexRay, AVB-capable ENET, and LINFlexD support full domain controller integration without external bridging |
Applications
| Engine Control Unit (ECU) | Brake-by-Wire Controller |
|---|---|
|
Use Scenario: Real-time combustion timing, fuel injection, and exhaust gas recirculation control in gasoline/diesel powertrains. IC Role / Device Role / Timing Role: Primary safety-critical controller executing ASIL-B software partitions; e200z4 handles torque calculation at ≤100 µs loop time, e200z2 manages CAN FD diagnostics. Use Value: 3 MB flash enables dual-bank firmware updates; ECC-protected 384 KB SRAM ensures data integrity during transient voltage events per ISO 16750-2. |
Use Scenario: Closed-loop hydraulic pressure modulation and fault-tolerant actuation in electro-hydraulic brake systems. IC Role / Device Role / Timing Role: Safety controller implementing ISO 26262 ASIL-D decomposition; dual-core lockstep not used, but SMPU and FCCU enforce separation between control and monitor partitions. Use Value: Eight CAN FD interfaces route sensor data, actuator commands, and redundancy signals across multiple vehicle domains with deterministic latency ≤50 µs. |
| ADAS Domain Controller | Vehicle Gateway Module |
|
Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic inputs for AEB and LKA functions. IC Role / Device Role / Timing Role: High-bandwidth peripheral aggregator; ENET with AVB and 1588 synchronizes time-critical sensor timestamps; FlexRay carries deterministic actuator commands. Use Value: Multi-queue Ethernet supports concurrent TSN traffic classes; 12-bit ADC interfaces analog radar IF signals with <1 LSB INL error over –40°C to +125°C. |
Use Scenario: Protocol translation and firewall between body, infotainment, and powertrain CAN FD networks. IC Role / Device Role / Timing Role: Secure gateway processor running HSMv2-verified firewall stack; isolates domains using SMPU and separates CAN FD message filtering from LIN diagnostics. Use Value: HSMv2 accelerates TLS 1.2 handshake for OTA update authentication; 16 semaphores coordinate shared RAM access among eight CAN FD message buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5744C | 2 MB flash, 192 KB SRAM, 6 FlexCAN FD channels, no FlexRay, no Ethernet | Lacks FlexRay and ENET; suitable only for non-domain-controller gateways or simpler ECUs without time-sync requirements | Select when cost sensitivity outweighs need for FlexRay/AVB and total flash requirement is ≤2 MB |
| SPC5777MK1MMY2 | Quad-core (2×e200z7 + 2×e200z4), 4 MB flash, 512 KB SRAM, same peripherals plus PCIe | Higher compute throughput and PCIe support for AI-accelerator offload; targets zonal architectures beyond SPC5746CK1AMKU2R scope | Choose for next-gen ADAS domain controllers requiring >2000 DMIPS and heterogeneous processing |
Compared with MPC5744C, SPC5746CK1AMKU2R adds FlexRay, ENET, and 1 MB extra flash-critical for AUTOSAR Adaptive integration. Against SPC5777MK1MMY2, it trades quad-core performance and PCIe for lower cost, power, and qualification maturity in production powertrain systems.
Availability
SPC5746CK1AMKU2R is available at Aetrix Electronics and suitable for engine control units, brake-by-wire systems, ADAS domain controllers, and vehicle gateway modules requiring stable component supply across automotive production lifecycles.
Supply support for SPC5746CK1AMKU2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in functional safety and embedded security.
The SPC5746CK1AMKU2R belongs to NXP's SPC57 family of automotive MCUs, designed specifically for ASIL-B–compliant powertrain, chassis, and ADAS applications demanding high reliability, real-time determinism, and hardware-enforced security.
FAQ
What is the maximum operating frequency of each CPU core in the SPC5746CK1AMKU2R?
The SPC5746CK1AMKU2R integrates two Power Architecture cores: the e200z4 core operates at up to 160 MHz, and the e200z2 core runs at up to 80 MHz. Both support Variable Length Encoding (VLE) to reduce code footprint. These frequencies are guaranteed across the full –40°C to +125°C ambient temperature range per the datasheet's recommended operating conditions.
Does the SPC5746CK1AMKU2R support CAN FD, and how many channels are available?
Yes, the SPC5746CK1AMKU2R supports CAN FD across all eight FlexCAN3 modules (FlexCAN0 through FlexCAN7). Each channel is individually configurable for classic CAN or CAN FD operation with bit rates up to 5 Mbps in FD mode, as confirmed in the peripheral operating requirements section of the Rev. 6 datasheet.
What package type and pin count does the SPC5746CK1AMKU2R use?
The SPC5746CK1AMKU2R uses a 176-pin LQFP-EP (lead-free, exposed pad) package. This is explicitly defined in the ordering information section of the MPC5746C datasheet (Rev. 6, Section 3.2), where "KU" denotes the 176 LQFP-EP variant, and the "2" suffix indicates tape-and-reel packaging.
Is the SPC5746CK1AMKU2R qualified for automotive applications, and what safety standard does it meet?
Yes, the SPC5746CK1AMKU2R is automotive-qualified (indicated by "S" in its part number prefix) and certified to ISO 26262 ASIL-B for specific safety-related functions. Its hardware features-including end-to-end ECC, SMPU, FCCU, and HSMv2-are architected to support ASIL-B decomposition in production powertrain and chassis systems.
What is the role of the Hardware Security Module (HSMv2) in the SPC5746CK1AMKU2R?
The HSMv2 in the SPC5746CK1AMKU2R provides dedicated cryptographic services including AES-128/256, SHA-256, and RSA key generation, enabling secure boot, encrypted firmware updates, and TLS offload. It operates independently from the application cores and enforces strict life-cycle state transitions via the Password and Device Security (PASS) module.
SPC5746CK1AMKU2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- MPC57xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z2, e200z4
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 80MHz/160MHz
- Connectivity:
- CANbus, Ethernet, I2C, LINbus, SAI, SPI, USB, USB OTG
- Peripherals:
- DMA, LVD, POR, WDT
- Number of I/O:
- 129
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 80x10b, 64x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
SPC5746CK1AMKU2R FAQ
1.How can I place an order for SPC5746CK1AMKU2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SPC5746CK1AMKU2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SPC5746CK1AMKU2R reliable?
The price and inventory of SPC5746CK1AMKU2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SPC5746CK1AMKU2R is usually 5 days.
3.What payment methods are accepted for SPC5746CK1AMKU2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SPC5746CK1AMKU2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SPC5746CK1AMKU2R?
SPC5746CK1AMKU2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SPC5746CK1AMKU2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SPC5746CK1AMKU2R?
For technical support, including SPC5746CK1AMKU2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SPC5746CK1AMKU2R requirements.
6.How does Aetrix verify that SPC5746CK1AMKU2R is sourced from the original manufacturer or authorized distributors?
All SPC5746CK1AMKU2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SPC5746CK1AMKU2R meets industry standards.
7.What is the process for return or replacement of SPC5746CK1AMKU2R?
All SPC5746CK1AMKU2R units undergo pre-shipment inspection (PSI). If there is an issue with SPC5746CK1AMKU2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SPC5746CK1AMKU2R part is unused and in its original packaging.
Return procedure for SPC5746CK1AMKU2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SPC5746CK1AMKU2R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

